blob: 837fcd77c0b06af551b0479de7850e3f0e1ec7dc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_prefixed_addr } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O2 -mdejagnu-cpu=power10" } */
/* Make sure that we don't generate a prefixed form of the load and store with
update instructions (i.e. instead of generating LWZU we have to generate
PLWZ plus a PADDI). */
#ifndef SIZE
#define SIZE 50000
#endif
struct foo {
unsigned int field;
char pad[SIZE];
};
struct foo *inc_load (struct foo *p, unsigned int *q)
{
*q = (++p)->field; /* PLWZ, PADDI, STW. */
return p;
}
struct foo *dec_load (struct foo *p, unsigned int *q)
{
*q = (--p)->field; /* PLWZ, PADDI, STW. */
return p;
}
struct foo *inc_store (struct foo *p, unsigned int *q)
{
(++p)->field = *q; /* LWZ, PADDI, PSTW. */
return p;
}
struct foo *dec_store (struct foo *p, unsigned int *q)
{
(--p)->field = *q; /* LWZ, PADDI, PSTW. */
return p;
}
/* { dg-final { scan-assembler-times {\mlwz\M} 2 } } */
/* { dg-final { scan-assembler-times {\mstw\M} 2 } } */
/* { dg-final { scan-assembler-times {\mpaddi\M} 4 } } */
/* { dg-final { scan-assembler-times {\mplwz\M} 2 } } */
/* { dg-final { scan-assembler-times {\mpstw\M} 2 } } */
/* { dg-final { scan-assembler-not {\mplwzu\M} } } */
/* { dg-final { scan-assembler-not {\mpstwu\M} } } */
/* { dg-final { scan-assembler-not {\maddis\M} } } */
/* { dg-final { scan-assembler-not {\maddi\M} } } */
|
