1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/* Verify that overloaded built-ins for vec_sl with long long
inputs produce the right results. */
/* { dg-do compile } */
/* { dg-options "-mvsx -O2" } */
/* { dg-additional-options "-mdejagnu-cpu=power8" { target { ! has_arch_pwr8 } } } */
/* { dg-require-effective-target powerpc_vsx } */
#include <altivec.h>
vector signed long long
testsl_signed (vector signed long long x, vector unsigned long long y)
{
return vec_sl (x, y);
}
vector unsigned long long
testsl_unsigned (vector unsigned long long x, vector unsigned long long y)
{
return vec_sl (x, y);
}
vector signed long long
testsr_signed (vector signed long long x, vector unsigned long long y)
{
return vec_sr (x, y);
}
vector unsigned long long
testsr_unsigned (vector unsigned long long x, vector unsigned long long y)
{
return vec_sr (x, y);
}
vector signed long long
testsra_signed (vector signed long long x, vector unsigned long long y)
{
return vec_sra (x, y);
}
/* watch for PR 79544 here (vsrd / vsrad issue) */
vector unsigned long long
testsra_unsigned (vector unsigned long long x, vector unsigned long long y)
{
return vec_sra (x, y);
}
vector signed long long
testrl_signed (vector signed long long x, vector unsigned long long y)
{
return vec_rl (x, y);
}
vector unsigned long long
testrl_unsigned (vector unsigned long long x, vector unsigned long long y)
{
return vec_rl (x, y);
}
/* { dg-final { scan-assembler-times "vsld" 2 } } */
/* { dg-final { scan-assembler-times "vsrd" 2 } } */
/* { dg-final { scan-assembler-times "vsrad" 2 } } */
/* { dg-final { scan-assembler-times "vrld" 2 } } */
|
