blob: 37b759de4a582702acf2ada837e792d96efcf1a4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
/* Verify that overloaded built-ins for vec_mul with long long
inputs produce the right results. */
/* { dg-do compile } */
/* { dg-options "-maltivec -mvsx" } */
/* { dg-additional-options "-mdejagnu-cpu=power8" { target { ! has_arch_pwr8 } } } */
/* { dg-additional-options "-maix64" { target powerpc-ibm-aix* } } */
/* { dg-require-effective-target powerpc_vsx } */
#include <altivec.h>
vector signed long long
test3 (vector signed long long x, vector signed long long y)
{
return vec_mul (x, y);
}
vector unsigned long long
test6 (vector unsigned long long x, vector unsigned long long y)
{
return vec_mul (x, y);
}
/* Power10 can generate the vmulld instruction even in 32-bit. Before power10,
we limit the code to lp64, since 32-bit cannot generate the mulld
instruction. */
/* { dg-final { scan-assembler-times {\mmulld\M} 4 { target { lp64 && { ! has_arch_pwr10 } } } } } */
/* { dg-final { scan-assembler-times {\mvmulld\M} 2 { target { has_arch_pwr10 } } } } */
|
