blob: 64e6744b7924b19b70d363f458314cbf3931ae83 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
/* Test whether an AND mask or'ed with the know zero bits that equals a mode
mask is a candidate for zero extendion. */
/* { dg-do compile { target i?86-*-* x86_64-*-* s390*-*-* aarch64*-*-* } } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O3 -dP -fdump-rtl-combine" } */
unsigned long foo (unsigned char c)
{
unsigned long l;
unsigned int i;
i = ((unsigned int)c) << 8;
i |= ((unsigned int)c) << 20;
asm volatile ("":::);
i = i & 0x0fe0fe00;
asm volatile ("":::);
l = (unsigned long)i;
return l;
}
unsigned long bar (unsigned char c)
{
unsigned long l;
unsigned int i;
i = ((unsigned int)c) << 8;
i |= ((unsigned int)c) << 20;
asm volatile ("":::);
i = i & 0x07f007f0;
asm volatile ("":::);
l = (unsigned long)i;
return l;
}
/* Check that an AND expression was used. */
/* { dg-final { scan-assembler-times "\\(and:" 2 { target { ! aarch64*-*-* } } } } */
/* { dg-final { scan-rtl-dump "\\(and:DI" "combine" { target aarch64*-*-* } } } */
/* { dg-final { scan-rtl-dump "\\(and:SI" "combine" { target aarch64*-*-* } } } */
|
