aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/riscv/pic.md
blob: 05f3dfd08022450e2c245fa95b8656f61ab38e48 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
;; PIC codegen for RISC-V for GNU compiler.
;; Copyright (C) 2011-2024 Free Software Foundation, Inc.
;; Contributed by Andrew Waterman (andrew@sifive.com).

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.

;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3.  If not see
;; <http://www.gnu.org/licenses/>.


;; Simplify PIC loads to static variables.
;; These should go away once we figure out how to emit auipc discretely.

(define_insn "*local_pic_load<mode>"
  [(set (match_operand:ANYI 0 "register_operand" "=r")
	(mem:ANYI (match_operand 1 "absolute_symbolic_operand" "")))]
  "USE_LOAD_ADDRESS_MACRO (operands[1])"
  "<default_load>\t%0,%1"
  [(set_attr "type" "load")
   (set (attr "length") (const_int 8))])

(define_insn "*local_pic_load_s<SUBX:mode>"
  [(set (match_operand:SUPERQI 0 "register_operand" "=r")
	(sign_extend:SUPERQI (mem:SUBX (match_operand 1 "absolute_symbolic_operand" ""))))]
  "USE_LOAD_ADDRESS_MACRO (operands[1])"
  "<SUBX:load>\t%0,%1"
  [(set_attr "type" "load")
   (set (attr "length") (const_int 8))])

(define_insn "*local_pic_load_u<SUBX:mode>"
  [(set (match_operand:SUPERQI 0 "register_operand" "=r")
	(zero_extend:SUPERQI (mem:SUBX (match_operand 1 "absolute_symbolic_operand" ""))))]
  "USE_LOAD_ADDRESS_MACRO (operands[1])"
  "<SUBX:load>u\t%0,%1"
  [(set_attr "type" "load")
   (set (attr "length") (const_int 8))])

;; We can support ANYLSF loads into X register if there is no double support
;; or if the target is 64-bit.

(define_insn "*local_pic_load<ANYLSF:mode>"
  [(set (match_operand:ANYLSF 0 "register_operand" "=f,*r")
	(mem:ANYLSF (match_operand 1 "absolute_symbolic_operand" "")))
   (clobber (match_scratch:P 2 "=r,X"))]
  "TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[1])
   && (!TARGET_DOUBLE_FLOAT || TARGET_64BIT)"
  "@
   <ANYLSF:load>\t%0,%1,%2
   <softload>\t%0,%1"
  [(set_attr "type" "fpload")
   (set (attr "length") (const_int 8))])

;; ??? For a 32-bit target with double float, a DF load into a X reg isn't
;; supported.  ld is not valid in that case.  Punt for now.  Maybe add a split
;; for this later.

(define_insn "*local_pic_load_32d<ANYLSF:mode>"
  [(set (match_operand:ANYLSF 0 "register_operand" "=f")
	(mem:ANYLSF (match_operand 1 "absolute_symbolic_operand" "")))
   (clobber (match_scratch:P 2 "=r"))]
  "TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[1])
   && (TARGET_DOUBLE_FLOAT && !TARGET_64BIT)"
  "<ANYLSF:load>\t%0,%1,%2"
  [(set_attr "type" "fpload")
   (set (attr "length") (const_int 8))])

(define_insn "*local_pic_load_sf<mode>"
  [(set (match_operand:SOFTF 0 "register_operand" "=r")
	(mem:SOFTF (match_operand 1 "absolute_symbolic_operand" "")))]
  "!TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[1])"
  "<softload>\t%0,%1"
  [(set_attr "type" "fpload")
   (set (attr "length") (const_int 8))])

;; Simplify PIC stores to static variables.
;; These should go away once we figure out how to emit auipc discretely.

(define_insn "*local_pic_store<ANYI:mode>"
  [(set (mem:ANYI (match_operand 0 "absolute_symbolic_operand" ""))
	(match_operand:ANYI 1 "reg_or_0_operand" "rJ"))
   (clobber (match_scratch:P 2 "=&r"))]
  "USE_LOAD_ADDRESS_MACRO (operands[0])"
  "<ANYI:store>\t%z1,%0,%2"
  [(set_attr "type" "store")
   (set (attr "length") (const_int 8))])

(define_insn "*local_pic_store<ANYLSF:mode>"
  [(set (mem:ANYLSF (match_operand 0 "absolute_symbolic_operand" ""))
	(match_operand:ANYLSF 1 "register_operand" "f,*r"))
   (clobber (match_scratch:P 2 "=r,&r"))]
  "TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[0])
   && (!TARGET_DOUBLE_FLOAT || TARGET_64BIT)"
  "@
   <ANYLSF:store>\t%1,%0,%2
   <softstore>\t%1,%0,%2"
  [(set_attr "type" "fpstore")
   (set (attr "length") (const_int 8))])

;; ??? For a 32-bit target with double float, a DF store from a X reg isn't
;; supported.  sd is not valid in that case.  Punt for now.  Maybe add a split
;; for this later.

(define_insn "*local_pic_store_32d<ANYLSF:mode>"
  [(set (match_operand:ANYLSF 0 "register_operand" "=f")
	(mem:ANYLSF (match_operand 1 "absolute_symbolic_operand" "")))
   (clobber (match_scratch:P 2 "=r"))]
  "TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[1])
   && (TARGET_DOUBLE_FLOAT && !TARGET_64BIT)"
  "<ANYLSF:store>\t%1,%0,%2"
  [(set_attr "type" "fpstore")
   (set (attr "length") (const_int 8))])

(define_insn "*local_pic_store_sf<SOFTF:mode>"
  [(set (mem:SOFTF (match_operand 0 "absolute_symbolic_operand" ""))
	(match_operand:SOFTF 1 "register_operand" "r"))
   (clobber (match_scratch:P 2 "=&r"))]
  "!TARGET_HARD_FLOAT && USE_LOAD_ADDRESS_MACRO (operands[0])"
  "<softstore>\t%1,%0,%2"
  [(set_attr "type" "fpstore")
   (set (attr "length") (const_int 8))])