1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
|
; Options of Andes NDS32 cpu for GNU compiler
; Copyright (C) 2012-2018 Free Software Foundation, Inc.
; Contributed by Andes Technology Corporation.
;
; This file is part of GCC.
;
; GCC is free software; you can redistribute it and/or modify it
; under the terms of the GNU General Public License as published
; by the Free Software Foundation; either version 3, or (at your
; option) any later version.
;
; GCC is distributed in the hope that it will be useful, but WITHOUT
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
; License for more details.
;
; You should have received a copy of the GNU General Public License
; along with GCC; see the file COPYING3. If not see
; <http://www.gnu.org/licenses/>.
HeaderInclude
config/nds32/nds32-opts.h
; ---------------------------------------------------------------
; The following options are designed for aliasing and compatibility options.
EB
Target RejectNegative Alias(mbig-endian)
Generate code in big-endian mode.
EL
Target RejectNegative Alias(mlittle-endian)
Generate code in little-endian mode.
; ---------------------------------------------------------------
mabi=
Target RejectNegative Joined Enum(abi_type) Var(nds32_abi) Init(TARGET_DEFAULT_ABI)
Specify which ABI type to generate code for: 2, 2fp+.
Enum
Name(abi_type) Type(enum abi_type)
Known ABIs (for use with the -mabi= option):
EnumValue
Enum(abi_type) String(2) Value(NDS32_ABI_V2)
EnumValue
Enum(abi_type) String(2fp+) Value(NDS32_ABI_V2_FP_PLUS)
mfloat-abi=soft
Target RejectNegative Alias(mabi=, 2)
Specify use soft floating point ABI which mean alias to -mabi=2.
mfloat-abi=hard
Target RejectNegative Alias(mabi=, 2fp+)
Specify use soft floating point ABI which mean alias to -mabi=2fp+.
; ---------------------------------------------------------------
mreduced-regs
Target Report RejectNegative Negative(mfull-regs) Mask(REDUCED_REGS)
Use reduced-set registers for register allocation.
mfull-regs
Target Report RejectNegative Negative(mreduced-regs) InverseMask(REDUCED_REGS)
Use full-set registers for register allocation.
; ---------------------------------------------------------------
malways-align
Target Mask(ALWAYS_ALIGN)
Always align function entry, jump target and return address.
malign-functions
Target Mask(ALIGN_FUNCTION)
Align function entry to 4 byte.
mbig-endian
Target Undocumented RejectNegative Negative(mlittle-endian) Mask(BIG_ENDIAN)
Generate code in big-endian mode.
mlittle-endian
Target Undocumented RejectNegative Negative(mbig-endian) InverseMask(BIG_ENDIAN)
Generate code in little-endian mode.
mcmov
Target Report Mask(CMOV)
Generate conditional move instructions.
mhw-abs
Target Report Mask(HW_ABS)
Generate hardware abs instructions.
mext-perf
Target Report Mask(EXT_PERF)
Generate performance extension instructions.
mext-perf2
Target Report Mask(EXT_PERF2)
Generate performance extension version 2 instructions.
mext-string
Target Report Mask(EXT_STRING)
Generate string extension instructions.
mext-dsp
Target Report Mask(EXT_DSP)
Generate DSP extension instructions.
mv3push
Target Report Mask(V3PUSH)
Generate v3 push25/pop25 instructions.
m16-bit
Target Report Mask(16_BIT)
Generate 16-bit instructions.
mrelax-hint
Target Report Mask(RELAX_HINT)
Insert relax hint for linker to do relaxation.
mvh
Target Report Mask(VH)
Enable Virtual Hosting support.
misr-vector-size=
Target RejectNegative Joined UInteger Var(nds32_isr_vector_size) Init(NDS32_DEFAULT_ISR_VECTOR_SIZE)
Specify the size of each interrupt vector, which must be 4 or 16.
mcache-block-size=
Target RejectNegative Joined UInteger Var(nds32_cache_block_size) Init(NDS32_DEFAULT_CACHE_BLOCK_SIZE)
Specify the size of each cache block, which must be a power of 2 between 4 and 512.
march=
Target RejectNegative Joined Enum(nds32_arch_type) Var(nds32_arch_option) Init(ARCH_V3)
Specify the name of the target architecture.
Enum
Name(nds32_arch_type) Type(enum nds32_arch_type)
Known arch types (for use with the -march= option):
EnumValue
Enum(nds32_arch_type) String(v2) Value(ARCH_V2)
EnumValue
Enum(nds32_arch_type) String(v3) Value(ARCH_V3)
EnumValue
Enum(nds32_arch_type) String(v3m) Value(ARCH_V3M)
EnumValue
Enum(nds32_arch_type) String(v3f) Value(ARCH_V3F)
EnumValue
Enum(nds32_arch_type) String(v3s) Value(ARCH_V3S)
mcmodel=
Target RejectNegative Joined Enum(nds32_cmodel_type) Var(nds32_cmodel_option) Init(CMODEL_LARGE)
Specify the address generation strategy for code model.
Enum
Name(nds32_cmodel_type) Type(enum nds32_cmodel_type)
Known cmodel types (for use with the -mcmodel= option):
EnumValue
Enum(nds32_cmodel_type) String(small) Value(CMODEL_SMALL)
EnumValue
Enum(nds32_cmodel_type) String(medium) Value(CMODEL_MEDIUM)
EnumValue
Enum(nds32_cmodel_type) String(large) Value(CMODEL_LARGE)
mcpu=
Target RejectNegative Joined Enum(nds32_cpu_type) Var(nds32_cpu_option) Init(CPU_N9)
Specify the cpu for pipeline model.
Enum
Name(nds32_cpu_type) Type(enum nds32_cpu_type)
Known cpu types (for use with the -mcpu= option):
EnumValue
Enum(nds32_cpu_type) String(n6) Value(CPU_N6)
EnumValue
Enum(nds32_cpu_type) String(n650) Value(CPU_N6)
EnumValue
Enum(nds32_cpu_type) String(n7) Value(CPU_N7)
EnumValue
Enum(nds32_cpu_type) String(n705) Value(CPU_N7)
EnumValue
Enum(nds32_cpu_type) String(n8) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(n801) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(sn8) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(sn801) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(s8) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(s801) Value(CPU_N8)
EnumValue
Enum(nds32_cpu_type) String(e8) Value(CPU_E8)
EnumValue
Enum(nds32_cpu_type) String(e801) Value(CPU_E8)
EnumValue
Enum(nds32_cpu_type) String(n820) Value(CPU_E8)
EnumValue
Enum(nds32_cpu_type) String(s830) Value(CPU_E8)
EnumValue
Enum(nds32_cpu_type) String(e830) Value(CPU_E8)
EnumValue
Enum(nds32_cpu_type) String(n9) Value(CPU_N9)
EnumValue
Enum(nds32_cpu_type) String(n903) Value(CPU_N9)
EnumValue
Enum(nds32_cpu_type) String(n903a) Value(CPU_N9)
EnumValue
Enum(nds32_cpu_type) String(n968) Value(CPU_N9)
EnumValue
Enum(nds32_cpu_type) String(n968a) Value(CPU_N9)
EnumValue
Enum(nds32_cpu_type) String(n10) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1033) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1033a) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1033-fpu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1033-spu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068a) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068-fpu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068a-fpu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068-spu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(n1068a-spu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(d10) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(d1088) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(d1088-fpu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(d1088-spu) Value(CPU_N10)
EnumValue
Enum(nds32_cpu_type) String(simple) Value(CPU_SIMPLE)
mconfig-fpu=
Target RejectNegative Joined Enum(float_reg_number) Var(nds32_fp_regnum) Init(TARGET_CONFIG_FPU_DEFAULT)
Specify a fpu configuration value from 0 to 7; 0-3 is as FPU spec says, and 4-7 is corresponding to 0-3.
Enum
Name(float_reg_number) Type(enum float_reg_number)
Known floating-point number of registers (for use with the -mconfig-fpu= option):
EnumValue
Enum(float_reg_number) String(0) Value(NDS32_CONFIG_FPU_0)
EnumValue
Enum(float_reg_number) String(1) Value(NDS32_CONFIG_FPU_1)
EnumValue
Enum(float_reg_number) String(2) Value(NDS32_CONFIG_FPU_2)
EnumValue
Enum(float_reg_number) String(3) Value(NDS32_CONFIG_FPU_3)
EnumValue
Enum(float_reg_number) String(4) Value(NDS32_CONFIG_FPU_4)
EnumValue
Enum(float_reg_number) String(5) Value(NDS32_CONFIG_FPU_5)
EnumValue
Enum(float_reg_number) String(6) Value(NDS32_CONFIG_FPU_6)
EnumValue
Enum(float_reg_number) String(7) Value(NDS32_CONFIG_FPU_7)
mconfig-mul=
Target RejectNegative Joined Enum(nds32_mul_type) Var(nds32_mul_config) Init(MUL_TYPE_FAST_1)
Specify configuration of instruction mul: fast1, fast2 or slow. The default is fast1.
Enum
Name(nds32_mul_type) Type(enum nds32_mul_type)
EnumValue
Enum(nds32_mul_type) String(fast) Value(MUL_TYPE_FAST_1)
EnumValue
Enum(nds32_mul_type) String(fast1) Value(MUL_TYPE_FAST_1)
EnumValue
Enum(nds32_mul_type) String(fast2) Value(MUL_TYPE_FAST_2)
EnumValue
Enum(nds32_mul_type) String(slow) Value(MUL_TYPE_SLOW)
mconfig-register-ports=
Target RejectNegative Joined Enum(nds32_register_ports) Var(nds32_register_ports_config) Init(REG_PORT_3R2W)
Specify how many read/write ports for n9/n10 cores. The value should be 3r2w or 2r1w.
Enum
Name(nds32_register_ports) Type(enum nds32_register_ports)
EnumValue
Enum(nds32_register_ports) String(3r2w) Value(REG_PORT_3R2W)
EnumValue
Enum(nds32_register_ports) String(2r1w) Value(REG_PORT_2R1W)
mctor-dtor
Target Report
Enable constructor/destructor feature.
mrelax
Target Report
Guide linker to relax instructions.
mext-fpu-fma
Target Report Mask(EXT_FPU_FMA)
Generate floating-point multiply-accumulation instructions.
mext-fpu-sp
Target Report Mask(FPU_SINGLE)
Generate single-precision floating-point instructions.
mext-fpu-dp
Target Report Mask(FPU_DOUBLE)
Generate double-precision floating-point instructions.
mforce-no-ext-dsp
Target Undocumented Report Mask(FORCE_NO_EXT_DSP)
Force disable hardware loop, even use -mext-dsp.
malways-save-lp
Target Var(flag_always_save_lp) Init(0)
Always save $lp in the stack.
munaligned-access
Target Report Var(flag_unaligned_access) Init(0)
Enable unaligned word and halfword accesses to packed data.
|