1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
|
;; Pipeline descriptions of Andes NDS32 cpu for GNU compiler
;; Copyright (C) 2012-2018 Free Software Foundation, Inc.
;; Contributed by Andes Technology Corporation.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.
;;
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
;; License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; ------------------------------------------------------------------------
;; Define N13 pipeline settings.
;; ------------------------------------------------------------------------
(define_automaton "nds32_n13_machine")
;; ------------------------------------------------------------------------
;; Pipeline Stages
;; ------------------------------------------------------------------------
;; F1 - Instruction Fetch First
;; Instruction Tag/Data Arrays
;; ITLB Address Translation
;; Branch Target Buffer Prediction
;; F2 - Instruction Fetch Second
;; Instruction Cache Hit Detection
;; Cache Way Selection
;; Inustruction Alignment
;; I1 - Instruction Issue First / Instruction Decode
;; Instruction Cache Replay Triggering
;; 32/16-Bit Instruction Decode
;; Return Address Stack Prediction
;; I2 - Instruction Issue Second / Register File Access
;; Instruction Issue Logic
;; Register File Access
;; E1 - Instruction Execute First / Address Generation / MAC First
;; Data Access Address generation
;; Multiply Operation
;; E2 - Instruction Execute Second / Data Access First / MAC Second /
;; ALU Execute
;; Skewed ALU
;; Branch/Jump/Return Resolution
;; Data Tag/Data arrays
;; DTLB address translation
;; Accumulation Operation
;; E3 - Instruction Execute Third / Data Access Second
;; Data Cache Hit Detection
;; Cache Way Selection
;; Data Alignment
;; E4 - Instruction Execute Fourth / Write Back
;; Interruption Resolution
;; Instruction Retire
;; Register File Write Back
(define_cpu_unit "n13_i1" "nds32_n13_machine")
(define_cpu_unit "n13_i2" "nds32_n13_machine")
(define_cpu_unit "n13_e1" "nds32_n13_machine")
(define_cpu_unit "n13_e2" "nds32_n13_machine")
(define_cpu_unit "n13_e3" "nds32_n13_machine")
(define_cpu_unit "n13_e4" "nds32_n13_machine")
(define_insn_reservation "nds_n13_unknown" 1
(and (eq_attr "type" "unknown")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_misc" 1
(and (eq_attr "type" "misc")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_mmu" 1
(and (eq_attr "type" "mmu")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_alu" 1
(and (eq_attr "type" "alu")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_alu_shift" 1
(and (eq_attr "type" "alu_shift")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i2+n13_e1, n13_e1+n13_e2, n13_e2+n13_e3, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_pbsad" 1
(and (eq_attr "type" "pbsad")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2*2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_pbsada" 1
(and (eq_attr "type" "pbsada")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2*3, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_load" 1
(and (match_test "nds32::load_single_p (insn)")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_store" 1
(and (match_test "nds32::store_single_p (insn)")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_1" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "1"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_2" 1
(and (ior (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "2"))
(match_test "nds32::load_double_p (insn)"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i2+n13_e1, n13_e1+n13_e2, n13_e2+n13_e3, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_3" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "3"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2+n13_i2, n13_i1+n13_i2+n13_e1, n13_i2+n13_e1+n13_e2, n13_e1+n13_e2+n13_e3, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_4" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "4"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i2+n13_e1+n13_e2+n13_e3, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_5" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "5"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_6" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "6"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_7" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "7"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*2, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_8" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "8"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*3, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_load_multiple_12" 1
(and (and (eq_attr "type" "load_multiple")
(eq_attr "combo" "12"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*7, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_1" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "1"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_2" 1
(and (ior (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "2"))
(match_test "nds32::store_double_p (insn)"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i2+n13_e1, n13_e1+n13_e2, n13_e2+n13_e3, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_3" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "3"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2+n13_i2, n13_i1+n13_i2+n13_e1, n13_i2+n13_e1+n13_e2, n13_e1+n13_e2+n13_e3, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_4" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "4"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i2+n13_e1+n13_e2+n13_e3, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_5" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "5"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_6" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "6"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_7" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "7"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*2, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_8" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "8"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*3, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
(define_insn_reservation "nds_n13_store_multiple_12" 1
(and (and (eq_attr "type" "store_multiple")
(eq_attr "combo" "12"))
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i1+n13_i2, n13_i1+n13_i2+n13_e1, n13_i1+n13_i2+n13_e1+n13_e2, n13_i1+n13_i2+n13_e1+n13_e2+n13_e3, (n13_i1+n13_i2+n13_e1+n13_e2+n13_e3+n13_e4)*7, n13_i2+n13_e1+n13_e2+n13_e3+n13_e4, n13_e1+n13_e2+n13_e3+n13_e4, n13_e2+n13_e3+n13_e4, n13_e3+n13_e4, n13_e4")
;; The multiplier at E1 takes two cycles.
(define_insn_reservation "nds_n13_mul" 1
(and (eq_attr "type" "mul")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1*2, n13_e2, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_mac" 1
(and (eq_attr "type" "mac")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1*2, n13_e2, n13_e3, n13_e4")
;; The cycles consumed at E2 are 32 - CLZ(abs(Ra)) + 2,
;; so the worst case is 34.
(define_insn_reservation "nds_n13_div" 1
(and (eq_attr "type" "div")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2*34, n13_e3, n13_e4")
(define_insn_reservation "nds_n13_branch" 1
(and (eq_attr "type" "branch")
(eq_attr "pipeline_model" "n13"))
"n13_i1, n13_i2, n13_e1, n13_e2, n13_e3, n13_e4")
;; ------------------------------------------------------------------------
;; Comment Notations and Bypass Rules
;; ------------------------------------------------------------------------
;; Producers (LHS)
;; LD
;; Load data from the memory and produce the loaded data. The result is
;; ready at E3.
;; LMW(N, M)
;; There are N micro-operations within an instruction that loads multiple
;; words. The result produced by the M-th micro-operation is sent to
;; consumers. The result is ready at E3.
;; ADDR_OUT
;; Most load/store instructions can produce an address output if updating
;; the base register is required. The result is ready at E2, which is
;; produced by ALU.
;; ALU, ALU_SHIFT, SIMD
;; Compute data in ALU and produce the data. The result is ready at E2.
;; MUL, MAC
;; Compute data in the multiply-adder and produce the data. The result
;; is ready at E2.
;; DIV
;; Compute data in the divider and produce the data. The result is ready
;; at E2.
;; BR
;; Branch-with-link instructions produces a result containing the return
;; address. The result is ready at E2.
;;
;; Consumers (RHS)
;; ALU
;; General ALU instructions require operands at E2.
;; ALU_E1
;; Some special ALU instructions, such as BSE, BSP and MOVD44, require
;; operand at E1.
;; MUL, DIV, PBSAD, MMU
;; Operands are required at E1.
;; PBSADA_Rt, PBSADA_RaRb
;; Operands Ra and Rb are required at E1, and the operand Rt is required
;; at E2.
;; ALU_SHIFT_Rb
;; An ALU-SHIFT instruction consists of a shift micro-operation followed
;; by an arithmetic micro-operation. The operand Rb is used by the first
;; micro-operation, and there are some latencies if data dependency occurs.
;; MAC_RaRb
;; A MAC instruction does multiplication at E1 and does accumulation at E2,
;; so the operand Rt is required at E2, and operands Ra and Rb are required
;; at E1.
;; ADDR_IN
;; If an instruction requires an address as its input operand, the address
;; is required at E1.
;; ST
;; A store instruction requires its data at E2.
;; SMW(N, M)
;; There are N micro-operations within an instruction that stores multiple
;; words. Each M-th micro-operation requires its data at E2.
;; BR
;; If a branch instruction is conditional, its input data is required at E2.
;; LD -> ALU_E1, PBSAD, PBSADA_RaRb, MUL, MAC_RaRb, DIV, MMU, ADDR_IN
(define_bypass 3
"nds_n13_load"
"nds_n13_alu, nds_n13_pbsad, nds_n13_pbsada,\
nds_n13_mul, nds_n13_mac, nds_n13_div,\
nds_n13_mmu,\
nds_n13_load, nds_n13_store,\
nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_load_to_e1_p"
)
;; LD -> ALU, ALU_SHIFT_Rb, PBSADA_Rt, BR, ST, SMW(N, 1)
(define_bypass 2
"nds_n13_load"
"nds_n13_alu, nds_n13_alu_shift, nds_n13_pbsada, nds_n13_branch, nds_n13_store,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_load_to_e2_p"
)
;; LMW(N, N) -> ALU_E1, PBSAD, PBSADA_RaRb, MUL, MAC_RaRb, DIV, MMU, ADDR_IN
(define_bypass 3
"nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12"
"nds_n13_alu, nds_n13_pbsad, nds_n13_pbsada,\
nds_n13_mul, nds_n13_mac, nds_n13_div,\
nds_n13_mmu,\
nds_n13_load, nds_n13_store,\
nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_last_load_to_e1_p")
;; LMW(N, N) -> ALU, ALU_SHIFT_Rb, PBSADA_Rt, BR, ST, SMW(N, 1)
(define_bypass 2
"nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12"
"nds_n13_alu, nds_n13_alu_shift, nds_n13_pbsada, nds_n13_branch, nds_n13_store,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_last_load_to_e2_p"
)
;; LMW(N, N - 1) -> ALU_E1, PBSAD, PBSADA_RaRb, MUL, MAC_RaRb, DIV, MMU, ADDR_IN
(define_bypass 2
"nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12"
"nds_n13_alu, nds_n13_pbsad, nds_n13_pbsada,\
nds_n13_mul, nds_n13_mac, nds_n13_div,\
nds_n13_mmu,\
nds_n13_load, nds_n13_store,\
nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_last_two_load_to_e1_p")
;; ALU, ALU_SHIFT, SIMD, BR, MUL, MAC, DIV, ADDR_OUT
;; -> ALU_E1, PBSAD, PBSADA_RaRb, MUL, MAC_RaRb, DIV, MMU, ADDR_IN
(define_bypass 2
"nds_n13_alu, nds_n13_alu_shift, nds_n13_pbsad, nds_n13_pbsada, nds_n13_branch,\
nds_n13_mul, nds_n13_mac, nds_n13_div,\
nds_n13_load, nds_n13_store,\
nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds_n13_alu, nds_n13_pbsad, nds_n13_pbsada,\
nds_n13_mul, nds_n13_mac, nds_n13_div,\
nds_n13_mmu,\
nds_n13_load, nds_n13_store,\
nds_n13_load_multiple_1,nds_n13_load_multiple_2, nds_n13_load_multiple_3,\
nds_n13_load_multiple_4,nds_n13_load_multiple_5, nds_n13_load_multiple_6,\
nds_n13_load_multiple_7,nds_n13_load_multiple_8, nds_n13_load_multiple_12,\
nds_n13_store_multiple_1,nds_n13_store_multiple_2, nds_n13_store_multiple_3,\
nds_n13_store_multiple_4,nds_n13_store_multiple_5, nds_n13_store_multiple_6,\
nds_n13_store_multiple_7,nds_n13_store_multiple_8, nds_n13_store_multiple_12"
"nds32_n13_e2_to_e1_p")
|
