1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
|
;; Unspec defintions.
;; Copyright (C) 2012-2024 Free Software Foundation, Inc.
;; Contributed by ARM Ltd.
;; This file is part of GCC.
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
;; License for more details.
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; UNSPEC Usage:
;; Note: sin and cos are no-longer used.
;; Unspec enumerators for Neon are defined in neon.md.
;; Unspec enumerators for iwmmxt2 are defined in iwmmxt2.md
(define_c_enum "unspec" [
UNSPEC_PUSH_MULT ; `push multiple' operation:
; operand 0 is the first register,
; subsequent registers are in parallel (use ...)
; expressions.
UNSPEC_PIC_SYM ; A symbol that has been treated properly for pic
; usage, that is, we will add the pic_register
; value to it before trying to dereference it.
UNSPEC_PIC_BASE ; Add PC and all but the last operand together,
; The last operand is the number of a PIC_LABEL
; that points at the containing instruction.
UNSPEC_PRLG_STK ; A special barrier that prevents frame accesses
; being scheduled before the stack adjustment insn.
UNSPEC_REGISTER_USE ; As USE insns are not meaningful after reload,
; this unspec is used to prevent the deletion of
; instructions setting registers for EH handling
; and stack frame generation. Operand 0 is the
; register to "use".
UNSPEC_CHECK_ARCH ; Set CCs to indicate 26-bit or 32-bit mode.
UNSPEC_WSHUFH ; Used by the intrinsic form of the iWMMXt WSHUFH instruction.
UNSPEC_WACC ; Used by the intrinsic form of the iWMMXt WACC instruction.
UNSPEC_TMOVMSK ; Used by the intrinsic form of the iWMMXt TMOVMSK instruction.
UNSPEC_WSAD ; Used by the intrinsic form of the iWMMXt WSAD instruction.
UNSPEC_WSADZ ; Used by the intrinsic form of the iWMMXt WSADZ instruction.
UNSPEC_WMACS ; Used by the intrinsic form of the iWMMXt WMACS instruction.
UNSPEC_WMACU ; Used by the intrinsic form of the iWMMXt WMACU instruction.
UNSPEC_WMACSZ ; Used by the intrinsic form of the iWMMXt WMACSZ instruction.
UNSPEC_WMACUZ ; Used by the intrinsic form of the iWMMXt WMACUZ instruction.
UNSPEC_CLRDI ; Used by the intrinsic form of the iWMMXt CLRDI instruction.
UNSPEC_WALIGNI ; Used by the intrinsic form of the iWMMXt WALIGN instruction.
UNSPEC_TLS ; A symbol that has been treated properly for TLS usage.
UNSPEC_PIC_LABEL ; A label used for PIC access that does not appear in the
; instruction stream.
UNSPEC_PIC_OFFSET ; A symbolic 12-bit OFFSET that has been treated
; correctly for PIC usage.
UNSPEC_GOTSYM_OFF ; The offset of the start of the GOT from a
; a given symbolic address.
UNSPEC_THUMB1_CASESI ; A Thumb1 compressed dispatch-table call.
UNSPEC_RBIT ; rbit operation.
UNSPEC_SYMBOL_OFFSET ; The offset of the start of the symbol from
; another symbolic address.
UNSPEC_MEMORY_BARRIER ; Represent a memory barrier.
UNSPEC_UNALIGNED_LOAD ; Used to represent ldr/ldrh instructions that access
; unaligned locations, on architectures which support
; that.
UNSPEC_UNALIGNED_STORE ; Same for str/strh.
UNSPEC_PIC_UNIFIED ; Create a common pic addressing form.
UNSPEC_Q_SET ; Represent setting the Q bit.
UNSPEC_GE_SET ; Represent setting the GE bits.
UNSPEC_APSR_READ ; Represent reading the APSR.
UNSPEC_LL ; Represent an unpaired load-register-exclusive.
UNSPEC_VRINTZ ; Represent a float to integral float rounding
; towards zero.
UNSPEC_VRINTP ; Represent a float to integral float rounding
; towards +Inf.
UNSPEC_VRINTM ; Represent a float to integral float rounding
; towards -Inf.
UNSPEC_VRINTR ; Represent a float to integral float rounding
; FPSCR rounding mode.
UNSPEC_VRINTX ; Represent a float to integral float rounding
; FPSCR rounding mode and signal inexactness.
UNSPEC_VRINTA ; Represent a float to integral float rounding
; towards nearest, ties away from zero.
UNSPEC_PROBE_STACK ; Probe stack memory reference
UNSPEC_NONSECURE_MEM ; Represent non-secure memory in ARMv8-M with
; security extension
UNSPEC_SP_SET ; Represent the setting of stack protector's canary
UNSPEC_SP_TEST ; Represent the testing of stack protector's canary
; against the guard.
UNSPEC_PIC_RESTORE ; Use to restore fdpic register
UNSPEC_SXTAB16 ; Represent the SXTAB16 operation.
UNSPEC_UXTAB16 ; Represent the UXTAB16 operation.
UNSPEC_SXTB16 ; Represent the SXTB16 operation.
UNSPEC_UXTB16 ; Represent the UXTB16 operation.
UNSPEC_QADD8 ; Represent the QADD8 operation.
UNSPEC_QSUB8 ; Represent the QSUB8 operation.
UNSPEC_SHADD8 ; Represent the SHADD8 operation.
UNSPEC_SHSUB8 ; Represent the SHSUB8 operation.
UNSPEC_UHADD8 ; Represent the UHADD8 operation.
UNSPEC_UHSUB8 ; Represent the UHSUB8 operation.
UNSPEC_UQADD8 ; Represent the UQADD8 operation.
UNSPEC_UQSUB8 ; Represent the UQSUB8 operation.
UNSPEC_QADD16 ; Represent the QADD16 operation.
UNSPEC_QASX ; Represent the QASX operation.
UNSPEC_QSAX ; Represent the QSAX operation.
UNSPEC_QSUB16 ; Represent the QSUB16 operation.
UNSPEC_SHADD16 ; Represent the SHADD16 operation.
UNSPEC_SHASX ; Represent the SHASX operation.
UNSPEC_SHSAX ; Represent the SSAX operation.
UNSPEC_SHSUB16 ; Represent the SHSUB16 operation.
UNSPEC_UHADD16 ; Represent the UHADD16 operation.
UNSPEC_UHASX ; Represent the UHASX operation.
UNSPEC_UHSAX ; Represent the USAX operation.
UNSPEC_UHSUB16 ; Represent the UHSUB16 operation.
UNSPEC_UQADD16 ; Represent the UQADD16 operation.
UNSPEC_UQASX ; Represent the UQASX operation.
UNSPEC_UQSAX ; Represent the UQSAX operation.
UNSPEC_UQSUB16 ; Represent the UQSUB16 operation.
UNSPEC_SMUSD ; Represent the SMUSD operation.
UNSPEC_SMUSDX ; Represent the SMUSDX operation.
UNSPEC_USAD8 ; Represent the USAD8 operation.
UNSPEC_USADA8 ; Represent the USADA8 operation.
UNSPEC_SMLALD ; Represent the SMLALD operation.
UNSPEC_SMLALDX ; Represent the SMLALDX operation.
UNSPEC_SMLSLD ; Represent the SMLSLD operation.
UNSPEC_SMLSLDX ; Represent the SMLSLDX operation.
UNSPEC_SMLAWB ; Represent the SMLAWB operation.
UNSPEC_SMLAWT ; Represent the SMLAWT operation.
UNSPEC_SEL ; Represent the SEL operation.
UNSPEC_SADD8 ; Represent the SADD8 operation.
UNSPEC_SSUB8 ; Represent the SSUB8 operation.
UNSPEC_UADD8 ; Represent the UADD8 operation.
UNSPEC_USUB8 ; Represent the USUB8 operation.
UNSPEC_SADD16 ; Represent the SADD16 operation.
UNSPEC_SASX ; Represent the SASX operation.
UNSPEC_SSAX ; Represent the SSAX operation.
UNSPEC_SSUB16 ; Represent the SSUB16 operation.
UNSPEC_UADD16 ; Represent the UADD16 operation.
UNSPEC_UASX ; Represent the UASX operation.
UNSPEC_USAX ; Represent the USAX operation.
UNSPEC_USUB16 ; Represent the USUB16 operation.
UNSPEC_SMLAD ; Represent the SMLAD operation.
UNSPEC_SMLADX ; Represent the SMLADX operation.
UNSPEC_SMLSD ; Represent the SMLSD operation.
UNSPEC_SMLSDX ; Represent the SMLSDX operation.
UNSPEC_SMUAD ; Represent the SMUAD operation.
UNSPEC_SMUADX ; Represent the SMUADX operation.
UNSPEC_SSAT16 ; Represent the SSAT16 operation.
UNSPEC_USAT16 ; Represent the USAT16 operation.
UNSPEC_CDE ; Custom Datapath Extension instruction.
UNSPEC_CDEA ; Custom Datapath Extension instruction.
UNSPEC_VCDE ; Custom Datapath Extension instruction.
UNSPEC_VCDEA ; Custom Datapath Extension instruction.
UNSPEC_DLS ; Used for DLS (Do Loop Start), Armv8.1-M Mainline instruction
UNSPEC_PAC_NOP ; Represents PAC signing LR
])
(define_c_enum "unspec" [
UNSPEC_WADDC ; Used by the intrinsic form of the iWMMXt WADDC instruction.
UNSPEC_WABS ; Used by the intrinsic form of the iWMMXt WABS instruction.
UNSPEC_WQMULWMR ; Used by the intrinsic form of the iWMMXt WQMULWMR instruction.
UNSPEC_WQMULMR ; Used by the intrinsic form of the iWMMXt WQMULMR instruction.
UNSPEC_WQMULWM ; Used by the intrinsic form of the iWMMXt WQMULWM instruction.
UNSPEC_WQMULM ; Used by the intrinsic form of the iWMMXt WQMULM instruction.
UNSPEC_WQMIAxyn ; Used by the intrinsic form of the iWMMXt WMIAxyn instruction.
UNSPEC_WQMIAxy ; Used by the intrinsic form of the iWMMXt WMIAxy instruction.
UNSPEC_TANDC ; Used by the intrinsic form of the iWMMXt TANDC instruction.
UNSPEC_TORC ; Used by the intrinsic form of the iWMMXt TORC instruction.
UNSPEC_TORVSC ; Used by the intrinsic form of the iWMMXt TORVSC instruction.
UNSPEC_TEXTRC ; Used by the intrinsic form of the iWMMXt TEXTRC instruction.
UNSPEC_GET_FPSCR_NZCVQC ; Represent fetch of FPSCR_nzcvqc content.
])
;; UNSPEC_VOLATILE Usage:
(define_c_enum "unspecv" [
VUNSPEC_BLOCKAGE ; `blockage' insn to prevent scheduling across an
; insn in the code.
VUNSPEC_EPILOGUE ; `epilogue' insn, used to represent any part of the
; instruction epilogue sequence that isn't expanded
; into normal RTL. Used for both normal and sibcall
; epilogues.
VUNSPEC_THUMB1_INTERWORK ; `prologue_thumb1_interwork' insn, used to swap
; modes from arm to thumb.
VUNSPEC_ALIGN ; `align' insn. Used at the head of a minipool table
; for inlined constants.
VUNSPEC_POOL_END ; `end-of-table'. Used to mark the end of a minipool
; table.
VUNSPEC_POOL_1 ; `pool-entry(1)'. An entry in the constant pool for
; an 8-bit object.
VUNSPEC_POOL_2 ; `pool-entry(2)'. An entry in the constant pool for
; a 16-bit object.
VUNSPEC_POOL_4 ; `pool-entry(4)'. An entry in the constant pool for
; a 32-bit object.
VUNSPEC_POOL_8 ; `pool-entry(8)'. An entry in the constant pool for
; a 64-bit object.
VUNSPEC_POOL_16 ; `pool-entry(16)'. An entry in the constant pool for
; a 128-bit object.
VUNSPEC_TMRC ; Used by the iWMMXt TMRC instruction.
VUNSPEC_TMCR ; Used by the iWMMXt TMCR instruction.
VUNSPEC_ALIGN8 ; 8-byte alignment version of VUNSPEC_ALIGN
VUNSPEC_WCMP_EQ ; Used by the iWMMXt WCMPEQ instructions
VUNSPEC_WCMP_GTU ; Used by the iWMMXt WCMPGTU instructions
VUNSPEC_WCMP_GT ; Used by the iwMMXT WCMPGT instructions
VUNSPEC_EH_RETURN ; Use to override the return address for exception
; handling.
VUNSPEC_ATOMIC_CAS ; Represent an atomic compare swap.
VUNSPEC_ATOMIC_XCHG ; Represent an atomic exchange.
VUNSPEC_ATOMIC_OP ; Represent an atomic operation.
VUNSPEC_LL ; Represent a load-register-exclusive.
VUNSPEC_LDRD_ATOMIC ; Represent an LDRD used as an atomic DImode load.
VUNSPEC_SC ; Represent a store-register-exclusive.
VUNSPEC_LAX ; Represent a load-register-acquire-exclusive.
VUNSPEC_SLX ; Represent a store-register-release-exclusive.
VUNSPEC_LDA ; Represent a load-register-acquire.
VUNSPEC_LDR ; Represent a load-register-relaxed.
VUNSPEC_STL ; Represent a store-register-release.
VUNSPEC_STR ; Represent a store-register-relaxed.
VUNSPEC_GET_FPSCR ; Represent fetch of FPSCR content.
VUNSPEC_SET_FPSCR ; Represent assign of FPSCR content.
VUNSPEC_SET_FPSCR_NZCVQC ; Represent assign of FPSCR_nzcvqc content.
VUNSPEC_PROBE_STACK_RANGE ; Represent stack range probing.
VUNSPEC_CDP ; Represent the coprocessor cdp instruction.
VUNSPEC_CDP2 ; Represent the coprocessor cdp2 instruction.
VUNSPEC_LDC ; Represent the coprocessor ldc instruction.
VUNSPEC_LDC2 ; Represent the coprocessor ldc2 instruction.
VUNSPEC_LDCL ; Represent the coprocessor ldcl instruction.
VUNSPEC_LDC2L ; Represent the coprocessor ldc2l instruction.
VUNSPEC_STC ; Represent the coprocessor stc instruction.
VUNSPEC_STC2 ; Represent the coprocessor stc2 instruction.
VUNSPEC_STCL ; Represent the coprocessor stcl instruction.
VUNSPEC_STC2L ; Represent the coprocessor stc2l instruction.
VUNSPEC_MCR ; Represent the coprocessor mcr instruction.
VUNSPEC_MCR2 ; Represent the coprocessor mcr2 instruction.
VUNSPEC_MRC ; Represent the coprocessor mrc instruction.
VUNSPEC_MRC2 ; Represent the coprocessor mrc2 instruction.
VUNSPEC_MCRR ; Represent the coprocessor mcrr instruction.
VUNSPEC_MCRR2 ; Represent the coprocessor mcrr2 instruction.
VUNSPEC_MRRC ; Represent the coprocessor mrrc instruction.
VUNSPEC_MRRC2 ; Represent the coprocessor mrrc2 instruction.
VUNSPEC_SPECULATION_BARRIER ; Represents an unconditional speculation barrier.
VUNSPEC_APSR_WRITE ; Represent writing the APSR.
VUNSPEC_VSTR_VLDR ; Represent the vstr/vldr instruction.
VUNSPEC_CLRM_APSR ; Represent the clearing of APSR with clrm instruction.
VUNSPEC_VSCCLRM_VPR ; Represent the clearing of VPR with vscclrm
; instruction.
VUNSPEC_VLSTM ; Represent the lazy store multiple with vlstm
; instruction.
VUNSPEC_VLLDM ; Represent the lazy load multiple with vlldm
; instruction.
VUNSPEC_PACBTI_NOP ; Represents PAC signing LR + valid landing pad
VUNSPEC_AUT_NOP ; Represents PAC verifying LR
VUNSPEC_BTI_NOP ; Represent BTI
])
;; Enumerators for NEON unspecs.
(define_c_enum "unspec" [
UNSPEC_ASHIFT_SIGNED
UNSPEC_ASHIFT_UNSIGNED
UNSPEC_CRC32B
UNSPEC_CRC32H
UNSPEC_CRC32W
UNSPEC_CRC32CB
UNSPEC_CRC32CH
UNSPEC_CRC32CW
UNSPEC_AESD
UNSPEC_AESE
UNSPEC_AESIMC
UNSPEC_AESMC
UNSPEC_AES_PROTECT
UNSPEC_SHA1C
UNSPEC_SHA1M
UNSPEC_SHA1P
UNSPEC_SHA1H
UNSPEC_SHA1SU0
UNSPEC_SHA1SU1
UNSPEC_SHA256H
UNSPEC_SHA256H2
UNSPEC_SHA256SU0
UNSPEC_SHA256SU1
UNSPEC_VMULLP64
UNSPEC_LOAD_COUNT
UNSPEC_VABAL_S
UNSPEC_VABAL_U
UNSPEC_VABD_F
UNSPEC_VABD_S
UNSPEC_VABD_U
UNSPEC_VABDL_S
UNSPEC_VABDL_U
UNSPEC_VADD
UNSPEC_VADDHN
UNSPEC_VRADDHN
UNSPEC_VADDL_S
UNSPEC_VADDL_U
UNSPEC_VADDW_S
UNSPEC_VADDW_U
UNSPEC_VBSL
UNSPEC_VCAGE
UNSPEC_VCAGT
UNSPEC_VCALE
UNSPEC_VCALT
UNSPEC_VCEQ
UNSPEC_VCGE
UNSPEC_VCGEU
UNSPEC_VCGT
UNSPEC_VCGTU
UNSPEC_VCLS
UNSPEC_VCONCAT
UNSPEC_VCVT
UNSPEC_VCVT_S
UNSPEC_VCVT_U
UNSPEC_VCVT_S_N
UNSPEC_VCVT_U_N
UNSPEC_VCVT_HF_S_N
UNSPEC_VCVT_HF_U_N
UNSPEC_VCVT_SI_S_N
UNSPEC_VCVT_SI_U_N
UNSPEC_VCVTH_S
UNSPEC_VCVTH_U
UNSPEC_VCVTA_S
UNSPEC_VCVTA_U
UNSPEC_VCVTM_S
UNSPEC_VCVTM_U
UNSPEC_VCVTN_S
UNSPEC_VCVTN_U
UNSPEC_VCVTP_S
UNSPEC_VCVTP_U
UNSPEC_VEXT
UNSPEC_VHADD_S
UNSPEC_VHADD_U
UNSPEC_VRHADD_S
UNSPEC_VRHADD_U
UNSPEC_VHSUB_S
UNSPEC_VHSUB_U
UNSPEC_VLD1
UNSPEC_VLD1X3A
UNSPEC_VLD1X3B
UNSPEC_VLD1X4A
UNSPEC_VLD1X4B
UNSPEC_VLD1_LANE
UNSPEC_VLD2
UNSPEC_VLD2_DUP
UNSPEC_VLD2_LANE
UNSPEC_VLD3
UNSPEC_VLD3A
UNSPEC_VLD3B
UNSPEC_VLD3_DUP
UNSPEC_VLD3_LANE
UNSPEC_VLD4
UNSPEC_VLD4A
UNSPEC_VLD4B
UNSPEC_VLD4_DUP
UNSPEC_VLD4_LANE
UNSPEC_VMAX
UNSPEC_VMAX_U
UNSPEC_VMAXNM
UNSPEC_VMIN
UNSPEC_VMIN_U
UNSPEC_VMINNM
UNSPEC_VMLA
UNSPEC_VMLA_LANE
UNSPEC_VMLAL_S
UNSPEC_VMLAL_U
UNSPEC_VMLAL_S_LANE
UNSPEC_VMLAL_U_LANE
UNSPEC_VMLS
UNSPEC_VMLS_LANE
UNSPEC_VMLSL_S
UNSPEC_VMLSL_U
UNSPEC_VMLSL_S_LANE
UNSPEC_VMLSL_U_LANE
UNSPEC_VMLSL_LANE
UNSPEC_VFMA_LANE
UNSPEC_VFMS_LANE
UNSPEC_VMOVL_S
UNSPEC_VMOVL_U
UNSPEC_VMOVN
UNSPEC_VMUL
UNSPEC_VMULL_P
UNSPEC_VMULL_S
UNSPEC_VMULL_U
UNSPEC_VMUL_LANE
UNSPEC_VMULL_S_LANE
UNSPEC_VMULL_U_LANE
UNSPEC_VPADAL_S
UNSPEC_VPADAL_U
UNSPEC_VPADD
UNSPEC_VPADDL_S
UNSPEC_VPADDL_U
UNSPEC_VPMAX
UNSPEC_VPMAX_U
UNSPEC_VPMIN
UNSPEC_VPMIN_U
UNSPEC_VPSMAX
UNSPEC_VPSMIN
UNSPEC_VPUMAX
UNSPEC_VPUMIN
UNSPEC_VQABS
UNSPEC_VQADD_S
UNSPEC_VQADD_U
UNSPEC_VQDMLAL
UNSPEC_VQDMLAL_LANE
UNSPEC_VQDMLSL
UNSPEC_VQDMLSL_LANE
UNSPEC_VQDMULH
UNSPEC_VQDMULH_LANE
UNSPEC_VQRDMULH
UNSPEC_VQRDMULH_LANE
UNSPEC_VQDMULL
UNSPEC_VQDMULL_LANE
UNSPEC_VQMOVN_S
UNSPEC_VQMOVN_U
UNSPEC_VQMOVUN
UNSPEC_VQNEG
UNSPEC_VQSHL_S
UNSPEC_VQSHL_U
UNSPEC_VQRSHL_S
UNSPEC_VQRSHL_U
UNSPEC_VQSHL_S_N
UNSPEC_VQSHL_U_N
UNSPEC_VQSHLU_N
UNSPEC_VQSHRN_S_N
UNSPEC_VQSHRN_U_N
UNSPEC_VQRSHRN_S_N
UNSPEC_VQRSHRN_U_N
UNSPEC_VQSHRUN_N
UNSPEC_VQRSHRUN_N
UNSPEC_VQSUB_S
UNSPEC_VQSUB_U
UNSPEC_VRECPE
UNSPEC_VRECPS
UNSPEC_VREV16
UNSPEC_VREV32
UNSPEC_VREV64
UNSPEC_VRSQRTE
UNSPEC_VRSQRTS
UNSPEC_VSHL_S
UNSPEC_VSHL_U
UNSPEC_VRSHL_S
UNSPEC_VRSHL_U
UNSPEC_VSHLL_S_N
UNSPEC_VSHLL_U_N
UNSPEC_VSHL_N
UNSPEC_VSHR_S_N
UNSPEC_VSHR_U_N
UNSPEC_VRSHR_S_N
UNSPEC_VRSHR_U_N
UNSPEC_VSHRN_N
UNSPEC_VRSHRN_N
UNSPEC_VSLI
UNSPEC_VSRA_S_N
UNSPEC_VSRA_U_N
UNSPEC_VRSRA_S_N
UNSPEC_VRSRA_U_N
UNSPEC_VSRI
UNSPEC_VST1
UNSPEC_VST1X3A
UNSPEC_VST1X3B
UNSPEC_VST1X4A
UNSPEC_VST1X4B
UNSPEC_VST1_LANE
UNSPEC_VST2
UNSPEC_VST2_LANE
UNSPEC_VST3
UNSPEC_VST3A
UNSPEC_VST3B
UNSPEC_VST3_LANE
UNSPEC_VST4
UNSPEC_VST4A
UNSPEC_VST4B
UNSPEC_VST4_LANE
UNSPEC_VSTRUCTDUMMY
UNSPEC_VSUB
UNSPEC_VSUBHN
UNSPEC_VRSUBHN
UNSPEC_VSUBL_S
UNSPEC_VSUBL_U
UNSPEC_VSUBW_S
UNSPEC_VSUBW_U
UNSPEC_VTBL
UNSPEC_VTBX
UNSPEC_VTRN1
UNSPEC_VTRN2
UNSPEC_VTST
UNSPEC_VUZP1
UNSPEC_VUZP2
UNSPEC_VZIP1
UNSPEC_VZIP2
UNSPEC_MISALIGNED_ACCESS
UNSPEC_VCLE
UNSPEC_VCLT
UNSPEC_NVRINTZ
UNSPEC_NVRINTP
UNSPEC_NVRINTM
UNSPEC_NVRINTX
UNSPEC_NVRINTA
UNSPEC_NVRINTN
UNSPEC_VQRDMLAH
UNSPEC_VQRDMLSH
UNSPEC_VRND
UNSPEC_VRNDA
UNSPEC_VRNDI
UNSPEC_VRNDM
UNSPEC_VRNDN
UNSPEC_VRNDP
UNSPEC_VRNDX
UNSPEC_DOT_S
UNSPEC_DOT_U
UNSPEC_DOT_US
UNSPEC_DOT_SU
UNSPEC_VFML_LO
UNSPEC_VFML_HI
UNSPEC_VCADD90
UNSPEC_VCADD270
UNSPEC_VCMLA
UNSPEC_VCMLA90
UNSPEC_VCMLA180
UNSPEC_VCMLA270
UNSPEC_VCMLA_CONJ
UNSPEC_VCMLA180_CONJ
UNSPEC_VCMUL
UNSPEC_VCMUL90
UNSPEC_VCMUL180
UNSPEC_VCMUL270
UNSPEC_VCMUL_CONJ
UNSPEC_MATMUL_S
UNSPEC_MATMUL_U
UNSPEC_MATMUL_US
UNSPEC_BFCVT
UNSPEC_BFCVT_HIGH
UNSPEC_BFMMLA
UNSPEC_BFMAB
UNSPEC_BFMAT
])
;; Enumerators for MVE unspecs.
(define_c_enum "unspec" [
VST4Q
VRNDXQ_F
VRNDQ_F
VRNDPQ_F
VRNDNQ_F
VRNDMQ_F
VRNDAQ_F
VREV64Q_F
VDUPQ_N_F
VREV32Q_F
VCVTTQ_F32_F16
VCVTBQ_F32_F16
VCVTQ_TO_F_S
VQNEGQ_S
VCVTQ_TO_F_U
VREV16Q_S
VREV16Q_U
VADDLVQ_S
VMVNQ_N_S
VMVNQ_N_U
VCVTAQ_S
VCVTAQ_U
VREV64Q_S
VREV64Q_U
VQABSQ_S
VDUPQ_N_U
VDUPQ_N_S
VCLSQ_S
VADDVQ_S
VADDVQ_U
VREV32Q_U
VREV32Q_S
VMOVLTQ_U
VMOVLTQ_S
VMOVLBQ_S
VMOVLBQ_U
VCVTQ_FROM_F_S
VCVTQ_FROM_F_U
VCVTPQ_S
VCVTPQ_U
VCVTNQ_S
VCVTNQ_U
VCVTMQ_S
VCVTMQ_U
VADDLVQ_U
VCTP
VCTP_M
LETP8
LETP16
LETP32
LETP64
VPNOT
VCREATEQ_F
VCVTQ_N_TO_F_S
VCVTQ_N_TO_F_U
VBRSRQ_N_F
VSUBQ_N_F
VCREATEQ_U
VCREATEQ_S
VSHRQ_N_S
VSHRQ_N_U
VCVTQ_N_FROM_F_S
VCVTQ_N_FROM_F_U
VADDLVQ_P_S
VADDLVQ_P_U
VSHLQ_S
VSHLQ_U
VABDQ_S
VADDQ_N_S
VADDVAQ_S
VADDVQ_P_S
VBRSRQ_N_S
VHADDQ_S
VHADDQ_N_S
VHSUBQ_S
VHSUBQ_N_S
VMAXQ_S
VMAXVQ_S
VMINQ_S
VMINVQ_S
VMLADAVQ_S
VMULHQ_S
VMULLBQ_INT_S
VMULLTQ_INT_S
VMULQ_S
VMULQ_N_S
VQADDQ_S
VQADDQ_N_S
VQRSHLQ_S
VQRSHLQ_N_S
VQSHLQ_S
VQSHLQ_N_S
VQSHLQ_R_S
VQSUBQ_S
VQSUBQ_N_S
VRHADDQ_S
VRMULHQ_S
VRSHLQ_S
VRSHLQ_N_S
VRSHRQ_N_S
VSHLQ_N_S
VSHLQ_R_S
VSUBQ_S
VSUBQ_N_S
VABDQ_U
VADDQ_N_U
VADDVAQ_U
VADDVQ_P_U
VBRSRQ_N_U
VHADDQ_U
VHADDQ_N_U
VHSUBQ_U
VHSUBQ_N_U
VMAXQ_U
VMAXVQ_U
VMINQ_U
VMINVQ_U
VMLADAVQ_U
VMULHQ_U
VMULLBQ_INT_U
VMULLTQ_INT_U
VMULQ_U
VMULQ_N_U
VQADDQ_U
VQADDQ_N_U
VQRSHLQ_U
VQRSHLQ_N_U
VQSHLQ_U
VQSHLQ_N_U
VQSHLQ_R_U
VQSUBQ_U
VQSUBQ_N_U
VRHADDQ_U
VRMULHQ_U
VRSHLQ_U
VRSHLQ_N_U
VRSHRQ_N_U
VSHLQ_N_U
VSHLQ_R_U
VSUBQ_U
VSUBQ_N_U
VHCADDQ_ROT270_S
VHCADDQ_ROT90_S
VMAXAQ_S
VMAXAVQ_S
VMINAQ_S
VMINAVQ_S
VMLADAVXQ_S
VMLSDAVQ_S
VMLSDAVXQ_S
VQDMULHQ_N_S
VQDMULHQ_S
VQRDMULHQ_N_S
VQRDMULHQ_S
VQSHLUQ_N_S
VABDQ_M_S
VABDQ_M_U
VABDQ_F
VADDQ_N_F
VMAXNMAQ_F
VMAXNMAVQ_F
VMAXNMQ_F
VMAXNMVQ_F
VMINNMAQ_F
VMINNMAVQ_F
VMINNMQ_F
VMINNMVQ_F
VMULQ_F
VMULQ_N_F
VSUBQ_F
VADDLVAQ_U
VADDLVAQ_S
VBICQ_N_U
VBICQ_N_S
VCVTBQ_F16_F32
VCVTTQ_F16_F32
VMLALDAVQ_U
VMLALDAVXQ_S
VMLALDAVQ_S
VMLSLDAVQ_S
VMLSLDAVXQ_S
VMOVNBQ_U
VMOVNBQ_S
VMOVNTQ_U
VMOVNTQ_S
VORRQ_N_S
VORRQ_N_U
VQDMULLBQ_N_S
VQDMULLBQ_S
VQDMULLTQ_N_S
VQDMULLTQ_S
VQMOVNBQ_U
VQMOVNBQ_S
VQMOVUNBQ_S
VQMOVUNTQ_S
VRMLALDAVHXQ_S
VRMLSLDAVHQ_S
VRMLSLDAVHXQ_S
VSHLLBQ_S
VSHLLBQ_U
VSHLLTQ_U
VSHLLTQ_S
VQMOVNTQ_U
VQMOVNTQ_S
VSHLLBQ_N_S
VSHLLBQ_N_U
VSHLLTQ_N_U
VSHLLTQ_N_S
VRMLALDAVHQ_U
VRMLALDAVHQ_S
VMULLTQ_POLY_P
VMULLBQ_POLY_P
VBICQ_M_N_S
VBICQ_M_N_U
VCMPEQQ_M_F
VCVTAQ_M_S
VCVTAQ_M_U
VCVTQ_M_TO_F_S
VCVTQ_M_TO_F_U
VQRSHRNBQ_N_U
VQRSHRNBQ_N_S
VQRSHRUNBQ_N_S
VRMLALDAVHAQ_S
VABAVQ_S
VABAVQ_U
VSHLCQ_S
VSHLCQ_U
VRMLALDAVHAQ_U
VABSQ_M_S
VADDVAQ_P_S
VADDVAQ_P_U
VCLSQ_M_S
VCLZQ_M_S
VCLZQ_M_U
VCMPCSQ_M_N_U
VCMPCSQ_M_U
VCMPEQQ_M_N_S
VCMPEQQ_M_N_U
VCMPEQQ_M_S
VCMPEQQ_M_U
VCMPGEQ_M_N_S
VCMPGEQ_M_S
VCMPGTQ_M_N_S
VCMPGTQ_M_S
VCMPHIQ_M_N_U
VCMPHIQ_M_U
VCMPLEQ_M_N_S
VCMPLEQ_M_S
VCMPLTQ_M_N_S
VCMPLTQ_M_S
VCMPNEQ_M_N_S
VCMPNEQ_M_N_U
VCMPNEQ_M_S
VCMPNEQ_M_U
VDUPQ_M_N_S
VDUPQ_M_N_U
VDWDUPQ_N_U
VDWDUPQ_WB_U
VIWDUPQ_N_U
VIWDUPQ_WB_U
VMAXAQ_M_S
VMAXAVQ_P_S
VMAXVQ_P_S
VMAXVQ_P_U
VMINAQ_M_S
VMINAVQ_P_S
VMINVQ_P_S
VMINVQ_P_U
VMLADAVAQ_S
VMLADAVAQ_U
VMLADAVQ_P_S
VMLADAVQ_P_U
VMLADAVXQ_P_S
VMLAQ_N_S
VMLAQ_N_U
VMLASQ_N_S
VMLASQ_N_U
VMLSDAVQ_P_S
VMLSDAVXQ_P_S
VMVNQ_M_S
VMVNQ_M_U
VNEGQ_M_S
VPSELQ_S
VPSELQ_U
VQABSQ_M_S
VQDMLAHQ_N_S
VQDMLASHQ_N_S
VQNEGQ_M_S
VQRDMLADHQ_S
VQRDMLADHXQ_S
VQRDMLAHQ_N_S
VQRDMLASHQ_N_S
VQRDMLSDHQ_S
VQRDMLSDHXQ_S
VQRSHLQ_M_N_S
VQRSHLQ_M_N_U
VQSHLQ_M_R_S
VQSHLQ_M_R_U
VREV64Q_M_S
VREV64Q_M_U
VRSHLQ_M_N_S
VRSHLQ_M_N_U
VSHLQ_M_R_S
VSHLQ_M_R_U
VSLIQ_N_S
VSLIQ_N_U
VSRIQ_N_S
VSRIQ_N_U
VQDMLSDHXQ_S
VQDMLSDHQ_S
VQDMLADHXQ_S
VQDMLADHQ_S
VMLSDAVAXQ_S
VMLSDAVAQ_S
VMLADAVAXQ_S
VCMPGEQ_M_F
VCMPGTQ_M_N_F
VMLSLDAVQ_P_S
VRMLALDAVHAXQ_S
VMLSLDAVXQ_P_S
VFMAQ_F
VMLSLDAVAQ_S
VQSHRUNBQ_N_S
VQRSHRUNTQ_N_S
VMINNMAQ_M_F
VFMASQ_N_F
VDUPQ_M_N_F
VCMPGTQ_M_F
VCMPLTQ_M_F
VRMLSLDAVHQ_P_S
VQSHRUNTQ_N_S
VABSQ_M_F
VMAXNMAVQ_P_F
VFMAQ_N_F
VRMLSLDAVHXQ_P_S
VREV32Q_M_F
VRMLSLDAVHAQ_S
VRMLSLDAVHAXQ_S
VCMPLTQ_M_N_F
VCMPNEQ_M_F
VRNDAQ_M_F
VRNDPQ_M_F
VADDLVAQ_P_S
VQMOVUNBQ_M_S
VCMPLEQ_M_F
VMLSLDAVAXQ_S
VRNDXQ_M_F
VFMSQ_F
VMINNMVQ_P_F
VMAXNMVQ_P_F
VPSELQ_F
VQMOVUNTQ_M_S
VREV64Q_M_F
VNEGQ_M_F
VRNDMQ_M_F
VCMPLEQ_M_N_F
VCMPGEQ_M_N_F
VRNDNQ_M_F
VMINNMAVQ_P_F
VCMPNEQ_M_N_F
VRMLALDAVHQ_P_S
VRMLALDAVHXQ_P_S
VCMPEQQ_M_N_F
VMAXNMAQ_M_F
VRNDQ_M_F
VMLALDAVQ_P_U
VMLALDAVQ_P_S
VQMOVNBQ_M_S
VQMOVNBQ_M_U
VMOVLTQ_M_U
VMOVLTQ_M_S
VMOVNBQ_M_U
VMOVNBQ_M_S
VRSHRNTQ_N_U
VRSHRNTQ_N_S
VORRQ_M_N_S
VORRQ_M_N_U
VREV32Q_M_S
VREV32Q_M_U
VQRSHRNTQ_N_U
VQRSHRNTQ_N_S
VMOVNTQ_M_U
VMOVNTQ_M_S
VMOVLBQ_M_U
VMOVLBQ_M_S
VMLALDAVAQ_S
VMLALDAVAQ_U
VQSHRNBQ_N_U
VQSHRNBQ_N_S
VSHRNBQ_N_U
VSHRNBQ_N_S
VRSHRNBQ_N_S
VRSHRNBQ_N_U
VMLALDAVXQ_P_S
VQMOVNTQ_M_U
VQMOVNTQ_M_S
VMVNQ_M_N_U
VMVNQ_M_N_S
VQSHRNTQ_N_U
VQSHRNTQ_N_S
VMLALDAVAXQ_S
VSHRNTQ_N_S
VSHRNTQ_N_U
VCVTBQ_M_F16_F32
VCVTBQ_M_F32_F16
VCVTTQ_M_F16_F32
VCVTTQ_M_F32_F16
VCVTMQ_M_S
VCVTMQ_M_U
VCVTNQ_M_S
VCVTPQ_M_S
VCVTPQ_M_U
VCVTQ_M_N_FROM_F_S
VCVTNQ_M_U
VREV16Q_M_S
VREV16Q_M_U
VREV32Q_M
VCVTQ_M_FROM_F_U
VCVTQ_M_FROM_F_S
VRMLALDAVHQ_P_U
VADDLVAQ_P_U
VCVTQ_M_N_FROM_F_U
VQSHLUQ_M_N_S
VABAVQ_P_S
VABAVQ_P_U
VSHLQ_M_S
VSHLQ_M_U
VSRIQ_M_N_S
VSRIQ_M_N_U
VSUBQ_M_U
VSUBQ_M_S
VCVTQ_M_N_TO_F_U
VCVTQ_M_N_TO_F_S
VQADDQ_M_U
VQADDQ_M_S
VRSHRQ_M_N_S
VSUBQ_M_N_S
VSUBQ_M_N_U
VBRSRQ_M_N_S
VSUBQ_M_N_F
VBICQ_M_F
VHADDQ_M_U
VBICQ_M_U
VBICQ_M_S
VMULQ_M_N_U
VHADDQ_M_S
VORNQ_M_F
VMLAQ_M_N_S
VQSUBQ_M_U
VQSUBQ_M_S
VMLAQ_M_N_U
VQSUBQ_M_N_U
VQSUBQ_M_N_S
VMULLTQ_INT_M_S
VMULLTQ_INT_M_U
VMULQ_M_N_S
VMULQ_M_N_F
VMLASQ_M_N_U
VMLASQ_M_N_S
VMAXQ_M_U
VQRDMLAHQ_M_N_U
VCADDQ_ROT270_M_F
VCADDQ_ROT270_M
VQRSHLQ_M_S
VMULQ_M_F
VRHADDQ_M_U
VSHRQ_M_N_U
VRHADDQ_M_S
VMULQ_M_S
VMULQ_M_U
VQDMLASHQ_M_N_S
VQRDMLASHQ_M_N_S
VRSHLQ_M_S
VRSHLQ_M_U
VRSHRQ_M_N_U
VADDQ_M_N_F
VADDQ_M_N_S
VADDQ_M_N_U
VQRDMLASHQ_M_N_U
VMAXQ_M_S
VQRDMLAHQ_M_N_S
VORRQ_M_S
VORRQ_M_U
VORRQ_M_F
VQRSHLQ_M_U
VRMULHQ_M_U
VRMULHQ_M_S
VMINQ_M_S
VMINQ_M_U
VANDQ_M_F
VANDQ_M_U
VANDQ_M_S
VHSUBQ_M_N_S
VHSUBQ_M_N_U
VMULHQ_M_S
VMULHQ_M_U
VMULLBQ_INT_M_U
VMULLBQ_INT_M_S
VCADDQ_ROT90_M_F
VSHRQ_M_N_S
VADDQ_M_U
VSLIQ_M_N_U
VQADDQ_M_N_S
VBRSRQ_M_N_F
VABDQ_M_F
VBRSRQ_M_N_U
VEORQ_M_F
VSHLQ_M_N_S
VQDMLAHQ_M_N_U
VQDMLAHQ_M_N_S
VSHLQ_M_N_U
VMLADAVAQ_P_U
VMLADAVAQ_P_S
VSLIQ_M_N_S
VQSHLQ_M_U
VQSHLQ_M_S
VCADDQ_ROT90_M
VORNQ_M_U
VORNQ_M_S
VQSHLQ_M_N_S
VQSHLQ_M_N_U
VADDQ_M_S
VHADDQ_M_N_S
VADDQ_M_F
VQADDQ_M_N_U
VEORQ_M_S
VEORQ_M_U
VHSUBQ_M_S
VHSUBQ_M_U
VHADDQ_M_N_U
VHCADDQ_ROT90_M_S
VQRDMLSDHQ_M_S
VQRDMLSDHXQ_M_S
VQRDMLADHXQ_M_S
VQDMULHQ_M_S
VMLADAVAXQ_P_S
VQDMLADHXQ_M_S
VQRDMULHQ_M_S
VMLSDAVAXQ_P_S
VQDMULHQ_M_N_S
VHCADDQ_ROT270_M_S
VQDMLSDHQ_M_S
VQDMLSDHXQ_M_S
VMLSDAVAQ_P_S
VQRDMLADHQ_M_S
VQDMLADHQ_M_S
VMLALDAVAQ_P_U
VMLALDAVAQ_P_S
VQRSHRNBQ_M_N_U
VQRSHRNBQ_M_N_S
VQRSHRNTQ_M_N_S
VQSHRNBQ_M_N_U
VQSHRNBQ_M_N_S
VQSHRNTQ_M_N_S
VRSHRNBQ_M_N_U
VRSHRNBQ_M_N_S
VRSHRNTQ_M_N_U
VSHLLBQ_M_N_U
VSHLLBQ_M_N_S
VSHLLTQ_M_N_U
VSHLLTQ_M_N_S
VSHRNBQ_M_N_S
VSHRNBQ_M_N_U
VSHRNTQ_M_N_S
VSHRNTQ_M_N_U
VMLALDAVAXQ_P_S
VQRSHRNTQ_M_N_U
VQSHRNTQ_M_N_U
VRSHRNTQ_M_N_S
VQRDMULHQ_M_N_S
VRMLALDAVHAQ_P_S
VMLSLDAVAQ_P_S
VMLSLDAVAXQ_P_S
VMULLBQ_POLY_M_P
VMULLTQ_POLY_M_P
VQDMULLBQ_M_N_S
VQDMULLBQ_M_S
VQDMULLTQ_M_N_S
VQDMULLTQ_M_S
VQRSHRUNBQ_M_N_S
VQSHRUNBQ_M_N_S
VQSHRUNTQ_M_N_S
VRMLALDAVHAQ_P_U
VRMLALDAVHAXQ_P_S
VRMLSLDAVHAQ_P_S
VRMLSLDAVHAXQ_P_S
VQRSHRUNTQ_M_N_S
VCMLAQ_M_F
VCMLAQ_ROT180_M_F
VCMLAQ_ROT270_M_F
VCMLAQ_ROT90_M_F
VCMULQ_M_F
VCMULQ_ROT180_M_F
VCMULQ_ROT270_M_F
VCMULQ_ROT90_M_F
VFMAQ_M_F
VFMAQ_M_N_F
VFMASQ_M_N_F
VFMSQ_M_F
VMAXNMQ_M_F
VMINNMQ_M_F
VSUBQ_M_F
VSTRWQSB_S
VSTRWQSB_U
VSTRQSO
VSTRQSO_P
VSTRQSO_TRUNC
VSTRQSO_TRUNC_P
VLDRQ
VLDRQ_Z
VLDRQ_EXT
VLDRQ_EXT_Z
VLDRBQGO_S
VLDRBQGO_U
VLDRWQGB_S
VLDRWQGB_U
VLDRHQGO_S
VLDRHQGO_U
VLDRHQGSO_S
VLDRHQGSO_U
VLDRDQGB_S
VLDRDQGB_U
VLDRDQGO_S
VLDRDQGO_U
VLDRDQGSO_S
VLDRDQGSO_U
VLDRHQGO_F
VLDRHQGSO_F
VLDRWQGB_F
VLDRWQGO_F
VLDRWQGO_S
VLDRWQGO_U
VLDRWQGSO_F
VLDRWQGSO_S
VLDRWQGSO_U
VSTRQ
VSTRQ_P
VSTRQ_TRUNC
VSTRQ_TRUNC_P
VSTRDQSB_S
VSTRDQSB_U
VSTRSSOQ
VSTRSSOQ_P
VSTRSSOQ_TRUNC
VSTRSSOQ_TRUNC_P
VSTRWQSB_F
VDDUPQ
VDDUPQ_M
VDWDUPQ
VDWDUPQ_M
VIDUPQ
VIDUPQ_M
VIWDUPQ
VIWDUPQ_M
VSTRWQSBWB_S
VSTRWQSBWB_U
VLDRWQGBWB_S
VLDRWQGBWB_U
VSTRWQSBWB_F
VLDRWQGBWB_F
VSTRDQSBWB_S
VSTRDQSBWB_U
VLDRDQGBWB_S
VLDRDQGBWB_U
VADCQ_U
VADCQ_M_U
VADCQ_S
VADCQ_M_S
VSBCIQ_U
VSBCIQ_S
VSBCIQ_M_U
VSBCIQ_M_S
VSBCQ_U
VSBCQ_S
VSBCQ_M_U
VSBCQ_M_S
VADCIQ_U
VADCIQ_M_U
VADCIQ_S
VADCIQ_M_S
VLD2Q
VLD4Q
VST2Q
VSHLCQ_M_U
VSHLCQ_M_S
VSTRHQ_S
SRSHRL
SRSHR
URSHR
URSHRL
SQRSHR
UQRSHL
UQRSHLL_64
UQRSHLL_48
SQRSHRL_64
SQRSHRL_48
REINTERPRET
])
; DLSTP unspecs must be volatile to guarantee the scheduler does not reschedule
; these instructions within the loop preheader.
(define_c_enum "unspecv" [
DLSTP8
DLSTP16
DLSTP32
DLSTP64
])
|
