aboutsummaryrefslogtreecommitdiff
path: root/gcc/testsuite/gcc.target
AgeCommit message (Expand)AuthorFilesLines
2016-09-28re PR target/77756 (__get_cpuid() returns wrong values for level 7 (extended ...Uros Bizjak1-0/+22
2016-09-25* gcc.target/i386/pr77621.c (dg-options): Add -mno-avx.Uros Bizjak1-1/+1
2016-09-25This fixes a fallout that actually goes back to 5.0 but went unnoticed.Oleg Endo1-3/+6
2016-09-23S/390: Fix hotpatch test cases.Dominik Vogt7-7/+7
2016-09-23[PATCH 17/17][ARM] Add tests for NEON FP16 ACLE intrinsics.Matthew Wahab54-17/+2178
2016-09-23[PATCH 16/17][ARM] Add tests for VFP FP16 ACLE instrinsics.Jiong Wang37-0/+2326
2016-09-23[PATCH 15/17][ARM] Add tests for ARMv8.2-A FP16 support.Matthew Wahab4-0/+777
2016-09-23[PATCH 9/17][ARM] Add NEON FP16 arithmetic instructions.Matthew Wahab1-8/+45
2016-09-23S/390: Improved risbg usage.Dominik Vogt3-0/+665
2016-09-23[PATCH 8/17][ARM] Add VFP FP16 arithmetic instructions.Matthew Wahab2-0/+169
2016-09-23S/390: Mode attrs "bitoff[_plus]" simplify risbg instructions.Dominik Vogt1-8/+8
2016-09-23[PATCH 7/17][ARM] Add FP16 data movement instructions.Matthew Wahab2-3/+168
2016-09-23[PATCH 6/17][ARM] Add data processing intrinsics for float16_t.Matthew Wahab10-3/+288
2016-09-23[PATCH 5/17][ARM] Enable HI mode moves for floating point values.Matthew Wahab1-0/+45
2016-09-23[PATCH 4/17][ARM] Define feature macros for FP16.Matthew Wahab1-0/+45
2016-09-23[PATCH 2/17][Testsuite] Add a selector for ARM FP16 alternative format support.Matthew Wahab15-0/+15
2016-09-23Support movbe as a i386 target optimization nodeMartin Liska1-0/+20
2016-09-23Support crc32 as a i386 target optimization nodeMartin Liska1-0/+25
2016-09-23re PR target/71652 (ICE in in ix86_target_macros_internal, at config/i386/i38...Martin Liska3-0/+40
2016-09-22ifcvt-1.c: Compile also for 64-bit i?86-*-* target.Uros Bizjak1-0/+36
2016-09-21[ARM] FP16 ARM Alternative format variants of AAPCS tests.Matthew Wahab6-0/+146
2016-09-21re PR target/77326 ([avr] Invalid optimization omits comparison)Georg-Johann Lay1-0/+26
2016-09-20re PR tree-optimization/77621 (Internal compiler error for mtune=atom + msse2)Uros Bizjak2-1/+13
2016-09-19re PR rtl-optimization/77416 (LRA rematerializing use of CA reg across functi...Vladimir Makarov1-0/+34
2016-09-19[simplify-rtx] (GTU (PLUS a C) (C - 1)) --> (LTU a -C)Kyrylo Tkachov2-0/+24
2016-09-18pr68633.c: Fix expected result.Kirill Yukhin1-1/+1
2016-09-16re PR target/77613 (Powerpc64le: redundant swaps in autovectorised loop)Bill Schmidt1-0/+18
2016-09-16re PR middle-end/77475 (unnecessary or misleading context in reporting comman...Jakub Jelinek1-1/+1
2016-09-16re PR target/77526 (ICE: in verify_dominators, at dominance.c:1039 with -mstr...Jakub Jelinek1-0/+13
2016-09-16re PR middle-end/77594 (double computation for __builtin_sub_overflow (0, ...))Jakub Jelinek1-0/+11
2016-09-15re PR middle-end/77475 (unnecessary or misleading context in reporting comman...Jakub Jelinek5-1/+29
2016-09-13re PR target/70713 (msp430 interrupt attribute prevents overriding weak symbols)Joe Seymour3-0/+15
2016-09-12Add tunning of ldpw for THunderX.Andrew Pinski2-0/+37
2016-09-09re PR rtl-optimization/77289 (ICE in extract_constrain_insn, at recog.c:2212 ...Peter Bergner1-0/+31
2016-09-07PR middle-end/77475: Fix AArch64 testcases.Jakub Jelinek6-6/+6
2016-09-06re PR target/69255 (ICE on x86_64-linux-gnu in "emit_move_insn")Jakub Jelinek3-0/+51
2016-09-05re PR target/77476 ([AVX-512] illegal kmovb instruction on KNL)Jakub Jelinek3-0/+94
2016-09-05re PR target/77452 (ICE: in plus_constant, at explow.c:87 with -fno-split-wid...Uros Bizjak1-0/+13
2016-09-02avx512f-klogic-2.c: Fix operand calculation order.Kirill Yukhin1-1/+1
2016-09-01[AArch64] Add ANDS pattern for CMP+ZERO_EXTENDKyrylo Tkachov1-0/+12
2016-08-31[x86] Don't use builtins for unaligned load/storeMarc Glisse2-3/+3
2016-08-30re PR middle-end/77377 (c-c++-common/pr59037.c ICEs with -fpic -msse on i686)Jakub Jelinek1-0/+6
2016-08-29vec-init-4.c: New runtime tests for various vector short/char initializations.Michael Meissner6-0/+886
2016-08-29re PR target/77403 (assemble failure of vinserti64x4 with -masm=intel)Uros Bizjak1-0/+15
2016-08-27Fix folding of VECTOR_CST comparisonsPatrick Palka1-0/+42
2016-08-24arm-modes.def: Add new condition code mode CC_V to represent the overflow bit.Michael Collison8-0/+140
2016-08-23s390.c (s390_asm_file_start): Call default_file_start.Ian Lance Taylor1-1/+1
2016-08-23rs6000.c (rs6000_expand_vector_init): Set initialization of all 0's to the 0 ...Michael Meissner2-0/+48
2016-08-23S/390: Fix insv-1.c test with -m31.Dominik Vogt1-4/+4
2016-08-23S/390: Improve result verification in test case vec-genmask-1.c.Dominik Vogt1-6/+14
generated by cgit v1.1 at 2025-02-07 08:04:22 +0000