aboutsummaryrefslogtreecommitdiff
path: root/gcc/rtlanal.c
AgeCommit message (Expand)AuthorFilesLines
2021-01-05A couple of comment tweaksRichard Sandiford1-3/+5
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-12-17rtlanal: Add simple_regno_setRichard Sandiford1-0/+33
2020-12-17rtlanal: Add some new helper classesRichard Sandiford1-0/+282
2020-12-17recog: Split out a register_asm_p functionRichard Sandiford1-0/+12
2020-12-13rtlanal: Remove noop_move_p REG_EQUAL conditionRichard Sandiford1-4/+0
2020-09-15rtlanal: fix subreg handling in set_noop_p ()Ilya Leoshkevich1-0/+4
2020-08-27vec: add exact argument for various grow functions.Martin Liska1-1/+1
2020-05-31Fix execute/20071219-1.c regression on H8 due to loss of REG_INC notes in pee...Jeff Law1-0/+26
2020-05-08csa: Fix --enable-checking=yes,df bootstrap failure in csa [PR94961]Jakub Jelinek1-2/+5
2020-04-29[rtl] Harden 'set_noop_p' for non-constant selectors [PR94279]Thomas Schwinge1-3/+9
2020-02-14rtlanal: optimize costly division in rtx_costAlexander Monakov1-12/+9
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-12-06re PR rtl-optimization/92176 (LRA problem with reloads for subreg operands)Andreas Krebbel1-3/+1
2019-11-25Convert m68k to not use cc0Bernd Schmidt1-58/+0
2019-10-01Remove clobber_highRichard Sandiford1-45/+3
2019-09-30Remove global call sets: rtlanal.cRichard Sandiford1-4/+9
2019-09-30Add a function for getting the ABI of a call insn targetRichard Sandiford1-0/+18
2019-09-19Rework constant subreg folds and handle more variable-length casesRichard Sandiford1-10/+18
2019-09-11re PR rtl-optimization/89795 (wrong code with -O2 -fno-dce -fno-forward-propa...Eric Botcazou1-1/+1
2019-09-10Replace call_used_reg_set with call_used_or_fixed_regsRichard Sandiford1-1/+1
2019-09-10Make get_call_rtx_from take a const rtx_insn *Richard Sandiford1-3/+2
2019-09-09Remove IOR_HARD_REG_SETRichard Sandiford1-1/+1
2019-09-09Make note_stores take an rtx_insnRichard Sandiford1-13/+23
2019-08-13Handle casesi dispatch tablejumps in create_trace_edges (as well)Olivier Hainque1-0/+17
2019-04-18Fix two ubsan failures (PR85164)Richard Sandiford1-1/+1
2019-02-24re PR rtl-optimization/89445 (_mm512_maskz_loadu_pd "forgets" to use the mask)Jakub Jelinek1-2/+24
2019-02-19rtlanal.c (get_initial_register_offset): Fall back to the estimate as long as...Eric Botcazou1-4/+4
2019-01-09PR other/16615 [1/5]Sandra Loosemore1-1/+1
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-11-20S/390: Skip LT(G) peephole when literal pool is involvedIlya Leoshkevich1-0/+14
2018-11-20re PR rtl-optimization/85925 (compilation of masking with 257 goes wrong in c...Eric Botcazou1-14/+15
2018-09-19re PR rtl-optimization/87361 (gcc.target/sparc/20161111-1.c FAILs)Eric Botcazou1-3/+3
2018-09-18Handle CLOBBER in reg_overlap_mentioned_p (PR86882)Segher Boessenkool1-3/+4
2018-08-06Remaining support for clobber highAlan Hayward1-3/+15
2018-08-06Add func to check if register is clobbered by clobber_highAlan Hayward1-0/+29
2018-07-05Correct subreg no-op handling for big-endian vec_select.Tamar Christina1-2/+4
2018-06-12Use poly_int rtx accessors instead of hwi accessorsRichard Sandiford1-5/+6
2018-02-16re PR rtl-optimization/81443 (build/genrecog.o: virtual memory exhausted: Can...Eric Botcazou1-1/+1
2018-01-12re PR rtl-optimization/83565 (RTL combine pass yields wrong rotate result)Eric Botcazou1-23/+42
2018-01-03poly_int: GET_MODE_SIZERichard Sandiford1-4/+4
2018-01-03poly_int: GET_MODE_PRECISIONRichard Sandiford1-5/+9
2018-01-03poly_int: GET_MODE_NUNITSRichard Sandiford1-2/+2
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2018-01-03poly_int: PUSH_ROUNDINGRichard Sandiford1-2/+4
2018-01-03poly_int: subreg_get_infoRichard Sandiford1-15/+19
2018-01-03poly_int: REGMODE_NATURAL_SIZERichard Sandiford1-5/+7
2018-01-02rtlanal.c (canonicalize_condition): Return 0 if final rtx does not have a con...Aaron Sawdey1-1/+5
2017-12-21poly_int: REG_ARGS_SIZERichard Sandiford1-0/+18
2017-12-21poly_int: frame allocationsRichard Sandiford1-2/+2
generated by cgit v1.1 at 2024-10-31 22:12:34 +0000