aboutsummaryrefslogtreecommitdiff
path: root/gcc/rtlanal.c
AgeCommit message (Expand)AuthorFilesLines
2018-09-19re PR rtl-optimization/87361 (gcc.target/sparc/20161111-1.c FAILs)Eric Botcazou1-3/+3
2018-09-18Handle CLOBBER in reg_overlap_mentioned_p (PR86882)Segher Boessenkool1-3/+4
2018-08-06Remaining support for clobber highAlan Hayward1-3/+15
2018-08-06Add func to check if register is clobbered by clobber_highAlan Hayward1-0/+29
2018-07-05Correct subreg no-op handling for big-endian vec_select.Tamar Christina1-2/+4
2018-06-12Use poly_int rtx accessors instead of hwi accessorsRichard Sandiford1-5/+6
2018-02-16re PR rtl-optimization/81443 (build/genrecog.o: virtual memory exhausted: Can...Eric Botcazou1-1/+1
2018-01-12re PR rtl-optimization/83565 (RTL combine pass yields wrong rotate result)Eric Botcazou1-23/+42
2018-01-03poly_int: GET_MODE_SIZERichard Sandiford1-4/+4
2018-01-03poly_int: GET_MODE_PRECISIONRichard Sandiford1-5/+9
2018-01-03poly_int: GET_MODE_NUNITSRichard Sandiford1-2/+2
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2018-01-03poly_int: PUSH_ROUNDINGRichard Sandiford1-2/+4
2018-01-03poly_int: subreg_get_infoRichard Sandiford1-15/+19
2018-01-03poly_int: REGMODE_NATURAL_SIZERichard Sandiford1-5/+7
2018-01-02rtlanal.c (canonicalize_condition): Return 0 if final rtx does not have a con...Aaron Sawdey1-1/+5
2017-12-21poly_int: REG_ARGS_SIZERichard Sandiford1-0/+18
2017-12-21poly_int: frame allocationsRichard Sandiford1-2/+2
2017-12-20poly_int: SUBREG_BYTERichard Sandiford1-59/+79
2017-12-20poly_int: MEM_OFFSET and MEM_SIZERichard Sandiford1-1/+1
2017-12-20poly_int: rtx_addr_can_trap_p_1Richard Sandiford1-29/+29
2017-12-20poly_int: rtx constantsRichard Sandiford1-8/+34
2017-12-18rtlanal: dead_or_set_regno_p should handle CLOBBER (PR83424)Segher Boessenkool1-1/+1
2017-11-29re PR middle-end/80929 (Division with constant no more optimized to mult high...Jakub Jelinek1-2/+8
2017-10-26Make more use of df_read_modify_subreg_pRichard Sandiford1-12/+5
2017-10-23Convert STARTING_FRAME_OFFSET to a hookRichard Sandiford1-2/+2
2017-10-22Make more use of HWI_COMPUTABLE_MODE_PRichard Sandiford1-1/+1
2017-10-09Add targetm.insn_cost hookSegher Boessenkool1-0/+3
2017-10-09Replace insn_rtx_cost with insn_cost and pattern_costSegher Boessenkool1-2/+11
2017-09-15Turn CANNOT_CHANGE_MODE_CLASS into a hookRichard Sandiford1-3/+1
2017-09-12Convert hard_regno_nregs to a functionRichard Sandiford1-4/+4
2017-09-04Turn MODES_TIEABLE_P into a target hookRichard Sandiford1-2/+2
2017-09-04Turn HARD_REGNO_MODE_OK into a target hookRichard Sandiford1-4/+4
2017-08-30Drop df_ from df_read_modify_subreg_pRichard Sandiford1-0/+17
2017-08-30[64/77] Add a scalar_mode classRichard Sandiford1-1/+1
2017-08-30[62/77] Big machine_mode to scalar_int_mode replacementRichard Sandiford1-1/+1
2017-08-30[51/77] Use opt_scalar_int_mode when iterating over integer modesRichard Sandiford1-5/+7
2017-08-30[49/77] Simplify nonzero/num_sign_bits hooksRichard Sandiford1-6/+4
2017-08-30[48/77] Make subroutines of num_sign_bit_copies operate on scalar_int_modeRichard Sandiford1-77/+78
2017-08-30[47/77] Make subroutines of nonzero_bits operate on scalar_int_modeRichard Sandiford1-56/+57
2017-08-30[35/77] Add uses of as_a <scalar_int_mode>Richard Sandiford1-1/+1
2017-08-30[23/77] Replace != VOIDmode checks with is_a <scalar_int_mode>Richard Sandiford1-11/+10
2017-08-30[6/77] Make GET_MODE_WIDER return an opt_modeRichard Sandiford1-2/+4
2017-08-30[4/77] Add FOR_EACH iterators for modesRichard Sandiford1-5/+3
2017-08-22Make more use of paradoxical_subreg_pRichard Sandiford1-1/+1
2017-06-30[rtlanal] Do a better job of costing parallel sets containing flag-setting op...Richard Earnshaw1-5/+23
2017-06-23ira.c (update_equiv_regs): Revert to using may_trap_or_fault_p again.Bernd Edlinger1-3/+6
2017-05-11* rtlanal.c (rtx_cost): Handle TRUNCATE between tieable modes.Bin Cheng1-0/+7
2017-05-03Revert r247509 2017-05-02 Bin Cheng <bin.cheng@arm.com>Bin Cheng1-8/+0
2017-05-02* rtlanal.c (rtx_cost): Handle TRUNCATE between tieable modes.Bin Cheng1-0/+8