aboutsummaryrefslogtreecommitdiff
path: root/gcc/lra-constraints.c
AgeCommit message (Expand)AuthorFilesLines
2017-09-12Turn SLOW_UNALIGNED_ACCESS into a target hookRichard Sandiford1-2/+3
2017-09-04Turn HARD_REGNO_MODE_OK into a target hookRichard Sandiford1-9/+8
2017-09-04Turn HARD_REGNO_CALL_PART_CLOBBERED into a target hookRichard Sandiford1-2/+2
2017-08-30Add a partial_subreg_p predicateRichard Sandiford1-6/+4
2017-08-30[21/77] Replace SCALAR_INT_MODE_P checks with is_a <scalar_int_mode>Richard Sandiford1-2/+5
2017-08-22Make more use of paradoxical_subreg_pRichard Sandiford1-3/+2
2017-07-05Remove enum before machine_modeRichard Sandiford1-2/+2
2017-06-29asan.c (asan_emit_stack_protection): Update.Jan Hubicka1-1/+2
2017-05-14use auto_bitmap more with alternate obstacksTrevor Saunders1-24/+18
2017-05-06Record equivalences for spill registersRichard Sandiford1-6/+36
2017-04-11re PR rtl-optimization/70478 ([LRA] S/390: Performance regression - superfluo...Vladimir Makarov1-6/+8
2017-04-10re PR rtl-optimization/70478 ([LRA] S/390: Performance regression - superfluo...Vladimir Makarov1-0/+60
2017-04-08re PR rtl-optimization/70478 ([LRA] S/390: Performance regression - superfluo...Vladimir Makarov1-15/+0
2017-04-07re PR rtl-optimization/70478 ([LRA] S/390: Performance regression - superfluo...Vladimir Makarov1-0/+15
2017-03-15re PR target/80017 (ICE: Max. number of generated reload insns per insn is ac...Vladimir Makarov1-0/+9
2017-03-09re PR rtl-optimization/79949 (ICE in Max. number of generated reload insns pe...Vladimir Makarov1-4/+9
2017-03-06re PR rtl-optimization/79571 (ICE in Max. number of generated reload insns pe...Vladimir Makarov1-3/+20
2017-02-26PR79584, ICE in base_to_regAlan Modra1-4/+4
2017-02-22Support WORD_REGISTER_OPERATIONS requirements in simplify_operand_subregMatthew Fortune1-5/+16
2017-02-21Revert r245598Matthew Fortune1-9/+1
2017-02-20Ensure the mode used to create split registers is suppportedMatthew Fortune1-0/+20
2017-02-20Partial revert of r243782 to restore previous behaviorMatthew Fortune1-1/+2
2017-02-20Tighten condition for converting SUBREG reloads from OP_OUT to OP_INOUTMatthew Fortune1-1/+11
2017-02-20Handle WORD_REGISTER_OPERATIONS when reloading (subreg (reg))Matthew Fortune1-1/+9
2017-02-17re PR rtl-optimization/79541 (lra reads uninitialized memory (with invalid in...Vladimir Makarov1-3/+3
2017-02-13cprop.c (cprop_jump): Add missing space in string literal.Jakub Jelinek1-1/+1
2017-01-27re PR rtl-optimization/71374 (ICE on valid code at -O1 and above on x86_64-li...Vladimir Makarov1-2/+32
2017-01-26re PR target/79131 (ICE: in extract_constrain_insn, at recog.c:2213, big-endi...Vladimir Makarov1-1/+4
2017-01-11re PR rtl-optimization/79032 (unaligned memory access generated with LRA and ...Eric Botcazou1-4/+4
2017-01-06Fix lto-bootstrap (PR bootstrap/79003).Martin Liska1-4/+5
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-12-18lra-constraints.c (process_address): Add forward declaration.Eric Botcazou1-13/+23
2016-12-14lra-constraints.c (process_address_1): Do not attempt to decompose addresses ...Eric Botcazou1-1/+5
2016-12-03lra-constraints.c (emit_spill_move): Use gen_lowpart_SUBREG in all cases to b...Eric Botcazou1-3/+3
2016-11-30re PR tree-optimization/77856 (wrong code at -O2 on x86_64-linux-gnu in 32-bi...Vladimir Makarov1-4/+10
2016-11-29lra-constraints.c (check_and_process_move): Constrain the range of DCLASS and...Jeff Law1-0/+2
2016-11-24re PR rtl-optimization/77541 (wrong code with 512bit vectors of int128 @ -O1)Vladimir Makarov1-31/+54
2016-11-17re PR rtl-optimization/78355 (LRA generates unaligned accesses when SLOW_UNAL...Pip Cet1-3/+4
2016-10-21make LABEL_REF_LABEL a rtx_insn *Trevor Saunders1-1/+1
2016-10-13Move MEMMODEL_* from coretypes.h to memmodel.hThomas Preud'homme1-0/+1
2016-09-13re PR rtl-optimization/77289 (ICE in extract_constrain_insn, at recog.c:2212 ...Bernd Edlinger1-26/+15
2016-09-09re PR rtl-optimization/77289 (ICE in extract_constrain_insn, at recog.c:2212 ...Peter Bergner1-17/+18
2016-08-15lra: A multiple_sets is not a simple_move_p (PR73650)Segher Boessenkool1-0/+7
2016-08-11[LRA] Reload of slow memsAlan Modra1-29/+70
2016-08-05re PR rtl-optimization/69847 (Spec 2006 403.gcc slows down with -mlra vs. rel...Vladimir Makarov1-2/+4
2016-08-02re PR rtl-optimization/69847 (Spec 2006 403.gcc slows down with -mlra vs. rel...Vladimir Makarov1-60/+363
2016-07-14re PR rtl-optimization/71878 (ICE in cselib_record_set)Thomas Preud'homme1-12/+49
2016-07-08re PR rtl-optimization/71621 (ICE in assign_by_spills, at lra-assigns.c:1417 ...Vladimir Makarov1-0/+35
2016-07-05[LRA] Don't count spilling cost for it offmemokJiong Wang1-1/+3
2016-06-09[Patch] PR70751, correct the cost for spilling non-pseudo into memoryVladimir Makarov1-4/+17
generated by cgit v1.1 at 2024-08-18 04:37:15 +0000