aboutsummaryrefslogtreecommitdiff
path: root/gcc/ira.c
AgeCommit message (Expand)AuthorFilesLines
2018-02-05Adjust ira_init_register_move_cost commentRichard Sandiford1-2/+4
2018-01-31re PR target/82444 (ICE in ira_init_register_move_cost, at ira.c:1581)Vladimir Makarov1-1/+2
2018-01-03poly_int: GET_MODE_SIZERichard Sandiford1-3/+3
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-12-21poly_int: frame allocationsRichard Sandiford1-2/+2
2017-12-20poly_int: SUBREG_BYTERichard Sandiford1-2/+1
2017-12-20poly_int: ira subreg liveness trackingRichard Sandiford1-20/+40
2017-12-12[SFN] boilerplate changes in preparation to introduce nonbind markersAlexandre Oliva1-2/+2
2017-11-28Remove Cilk Plus support.Julia Koval1-3/+0
2017-10-18ira: volatile asm's are not moveable (PR82602)Segher Boessenkool1-0/+6
2017-09-12Convert hard_regno_nregs to a functionRichard Sandiford1-6/+6
2017-09-04Turn HARD_REGNO_MODE_OK into a target hookRichard Sandiford1-2/+2
2017-06-23ira.c (update_equiv_regs): Revert to using may_trap_or_fault_p again.Bernd Edlinger1-1/+2
2017-05-14move several bitmaps from gc memory to the default obstack and use auto_bitmapTrevor Saunders1-56/+28
2017-05-14use auto_bitmap moreTrevor Saunders1-9/+4
2017-04-19IRA: Don't create new regs for debug insns (PR80429)Segher Boessenkool1-5/+20
2017-03-28re PR rtl-optimization/80193 (ICE on valid (but hairy) C code at -O3 on x86_6...Vladimir Makarov1-2/+8
2017-02-24re PR rtl-optimization/79286 (ira and lra wrong code at -O2 and -Os on i686-l...Jeff Law1-2/+1
2017-02-16re PR rtl-optimization/79286 (ira and lra wrong code at -O2 and -Os on i686-l...Alan Modra1-2/+54
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-12-12re PR rtl-optimization/78669 (ICE: in combine_and_move_insns, at ira.c:3665 w...Bernd Schmidt1-0/+8
2016-12-07GCC caches the whether a function is a leaf in crtl->is_leaf.Wilco Dijkstra1-5/+11
2016-11-30ira: Don't substitute into TRAP_IF insns (PR78610)Segher Boessenkool1-0/+5
2016-11-30ira.c (ira_update_equiv_info_by_shuffle_insn): Use copy_rtx for REG_EQUIV arg...Jakub Jelinek1-1/+1
2016-11-17R_MIPS_JALR failuresAlan Modra1-1/+1
2016-11-10target.def (additional_allocno_class_p): New.Vladimir Makarov1-1/+1
2016-11-07target.def (compute_pressure_classes): New target hook.Pat Haugen1-64/+71
2016-10-18tree-ssa-propagate.h (substitute_and_fold): Adjust prototype.Richard Biener1-0/+2
2016-10-13Move MEMMODEL_* from coretypes.h to memmodel.hThomas Preud'homme1-0/+1
2016-09-23[PATCH][IRA]Initialize ira_use_lra_p early by moving the initialization intoRenlin Li1-1/+2
2016-09-09tm.texi.in (INITIAL_FRAME_POINTER_OFFSET): Remove.Bernd Edlinger1-16/+1
2016-08-12re PR c/7652 (-Wswitch-break : Warn if a switch case falls through)Marek Polacek1-0/+1
2016-06-06re PR c/24414 (Old-style asms don't clobber memory)Bernd Edlinger1-1/+1
2016-05-28ira.c bb_loop_depth againAlan Modra1-0/+1
2016-05-27ira.c bb_loop_depthAlan Modra1-0/+2
2016-05-04PR70890, stage2 miscompilationAlan Modra1-0/+16
2016-05-03Fix PR44281, bad RA with global regs.Bernd Schmidt1-1/+1
2016-04-30Goodbye REG_FREQ_CALLS_CROSSED and REG_N_THROWING_CALLS_CROSSEDAlan Modra1-2/+0
2016-04-30Goodbye REG_LIVE_LENGTHAlan Modra1-8/+3
2016-04-30ira.c validate_equiv_memAlan Modra1-30/+51
2016-04-30ira.c use DF infrastructure for combine_and_move_insnsAlan Modra1-109/+86
2016-04-30ira.c combine_and_move_insns, and ordering of functionsAlan Modra1-68/+16
2016-04-30ira.c tidies: validate_equiv_mem_from_storeAlan Modra1-14/+19
2016-04-30ira.c tidies: split update_reg_equivsAlan Modra1-63/+62
2016-04-30ira.c tidies: move pdx_subregs into reg_equivAlan Modra1-15/+12
2016-03-31re PR rtl-optimization/70460 (Miscompilation of glibc on i686-linux starting ...Jakub Jelinek1-12/+12
2016-03-18re PR rtl-optimization/70263 (ICE at -O1 and above in both 32-bit and 64-bit ...Jeff Law1-2/+19
2016-03-16Fix thinko in indirect_jump_optimizeAlan Modra1-8/+18
2016-03-10PR69195, Reload confused by invalid reg_equivAlan Modra1-50/+52
2016-03-01re PR ada/70017 (c52103x and c52104x test failure on s390x)Eric Botcazou1-2/+15
generated by cgit v1.1 at 2024-07-18 19:19:11 +0000