index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
ira-costs.c
Age
Commit message (
Expand
)
Author
Files
Lines
2011-11-08
tm.texi.in (MODE_CODE_BASE_REG_CLASS): Add address space argument.
Ulrich Weigand
1
-41
/
+48
2011-08-18
re PR rtl-optimization/49890 (IRA spill with plenty of available registers)
Vladimir Makarov
1
-5
/
+27
2011-08-18
re PR rtl-optimization/50107 ([IRA, i386] allocates registers in very non-opt...
Vladimir Makarov
1
-4
/
+4
2011-08-09
re PR rtl-optimization/50026 (Revision 177575 caused many test failures)
Vladimir Makarov
1
-4
/
+20
2011-08-08
re PR middle-end/49990 (Regression: Bootstrap failure for x86_64-*-mingw32 in...
Vladimir Makarov
1
-20
/
+4
2011-07-20
target.def (class_max_nregs): New hook.
Anatoly Sokolov
1
-3
/
+3
2011-06-10
ira-costs.c: Remove #ifdefs on dead FORBIDDEN_INC_DEC_CLASSES.
Hans-Peter Nilsson
1
-50
/
+6
2011-06-10
re PR bootstrap/49354 (bootstrap failure)
Hans-Peter Nilsson
1
-1
/
+1
2011-06-09
re PR rtl-optimization/49154 (build fails on cris-elf in libgcc: ICE in setup...
Hans-Peter Nilsson
1
-0
/
+2
2011-04-21
target.def (legitimate_constant_p): New hook.
Richard Sandiford
1
-1
/
+2
2011-04-20
remove useless if-before-free tests
Jim Meyering
1
-8
/
+4
2011-04-13
re PR rtl-optimization/48455 (Huge code size regression for all ARM configura...
Vladimir Makarov
1
-2
/
+2
2011-03-31
re PR middle-end/48367 (200.sixtrack/301.apsi in SPEC CPU 2000 are miscompiled)
Vladimir Makarov
1
-2
/
+2
2011-03-29
[multiple changes]
Vladimir Makarov
1
-261
/
+613
2011-03-28
re PR bootstrap/48307 (Bootstrap failure)
Vladimir Makarov
1
-613
/
+261
2011-03-27
[multiple changes]
Vladimir Makarov
1
-261
/
+613
2011-03-17
re PR rtl-optimization/37273 (IRA does not re-materializes addresses (loads f...
Jeff Law
1
-4
/
+17
2011-02-15
Revert
Jeff Law
1
-17
/
+4
2011-01-25
re PR rtl-optimization/37273 (IRA does not re-materializes addresses (loads f...
Jeff Law
1
-4
/
+17
2010-12-09
rtl.h (invalid_mode_change_p): Adjust prototype.
Richard Guenther
1
-8
/
+5
2010-11-30
diagnostic-core.h: Include bversion.h.
Joseph Myers
1
-2
/
+1
2010-10-13
re PR rtl-optimization/45912 (Patch for PR tree-optimization/44972 caused 250...
Eric Botcazou
1
-10
/
+9
2010-10-11
target.def (preferred_reload_class): New hook.
Anatoly Sokolov
1
-8
/
+10
2010-07-12
ira-int.h (target_ira_int): Add x_max_struct_costs_size...
Richard Sandiford
1
-25
/
+17
2010-07-08
toplev.h: Do not include diagnostic-core.h.
Manuel López-Ibáñez
1
-0
/
+1
2010-06-30
re PR middle-end/44566 (configuration with multiple targets / backends is not...
Joern Rennecke
1
-1
/
+2
2010-06-04
re PR rtl-optimization/39871 (Code size increase on ARM due to poor register ...
Bernd Schmidt
1
-0
/
+32
2010-05-21
ira-costs.c (ira_tune_allocno_costs_and_cover_classes): Fix typo.
Jeff Law
1
-1
/
+1
2010-05-20
ira.c (ira_non_ordered_class_hard_regs): Define.
Vladimir Makarov
1
-0
/
+27
2010-04-10
ira-costs.c (record_reg_classes): Ignore alternatives that are not enabled.
Bernd Schmidt
1
-0
/
+8
2009-11-25
Remove trailing white spaces.
H.J. Lu
1
-6
/
+6
2009-11-24
[multiple changes]
Paolo Carlini
1
-2
/
+0
2009-10-14
params.def (PARAM_IRA_LOOP_RESERVED_REGS): New.
Vladimir Makarov
1
-0
/
+1
2009-09-02
invoke.texi (-fsched-pressure): Document it.
Vladimir Makarov
1
-177
/
+299
2009-09-02
invoke.texi (-fvar-tracking-assignments): New.
Alexandre Oliva
1
-2
/
+2
2009-06-22
alias.c: Use REG_P...
Shujing Zhao
1
-3
/
+3
2009-04-20
Fix enum conversions which are invalid in C++:
Ian Lance Taylor
1
-4
/
+5
2009-04-16
re PR rtl-optimization/39762 (IRA ICE with -msoft-float)
Vladimir Makarov
1
-39
/
+24
2008-12-18
ira-cost.c (copy_cost): Lazilly initialize move_cost if needed.
Jan Hubicka
1
-4
/
+11
2008-12-09
tm.texi (TARGET_IRA_COVER_CLASSES): Modify description.
Vladimir Makarov
1
-11
/
+25
2008-11-22
ira-costs.c (find_allocno_class_costs): Work out the maximum allocno_costs va...
Richard Sandiford
1
-15
/
+29
2008-11-14
re PR rtl-optimization/37397 (IRA performance impact on SPEC CPU 2K/2006)
Vladimir Makarov
1
-3
/
+23
2008-11-10
re PR rtl-optimization/37948 (IRA generates slower code)
Vladimir Makarov
1
-5
/
+8
2008-10-27
ira-int.h (ira_allocno): Add member updated_cover_class_cost.
Vladimir Makarov
1
-2
/
+1
2008-10-27
re PR middle-end/37813 (assert with IRA_COVER_CLASSES with singleton)
Vladimir Makarov
1
-6
/
+17
2008-10-16
re PR target/37633 (wrong register use on sh64)
Vladimir Makarov
1
-2
/
+2
2008-08-26
[multiple changes]
Vladimir Makarov
1
-0
/
+1594