aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/sh
AgeCommit message (Expand)AuthorFilesLines
2015-06-19re PR target/66591 ([SH] ICE: in get_reload_reg, at lra-constraints.c:633 wit...Kaz Kojima1-3/+19
2015-06-17coretypes.h: Include input.h and as-a.h.Andrew MacLeod5-6/+0
2015-06-10sh.md (tstsi_t): Add '?' modifier to 'r' alternative of the 2nd operand to fi...Kaz Kojima1-1/+1
2015-06-08coretypes.h: Include hash-table.h and hash-set.h for host files.Andrew MacLeod5-23/+0
2015-06-06Promote types of rtl expressions to rtx_insn in gen_split and gen_peephole2Mikhail Maltsev2-2/+2
2015-06-05re PR libstdc++/6641 (-D__USE_MALLOC doesn't link)Kaz Kojima2-6/+21
2015-06-04coretypes.h: Include machmode.h...Andrew MacLeod5-19/+0
2015-06-01Change use to type-based pool allocator in sh.c.Martin Liska1-8/+22
2015-05-26re PR target/65979 ([SH] Wrong code is generated with stage1 compiler)Oleg Endo1-2/+7
2015-05-22always define STACK_GROWS_DOWNWARDTrevor Saunders1-1/+1
2015-05-21re PR target/54236 ([SH] Improve addc and subc insn utilization)Oleg Endo1-1/+2
2015-05-20Promote types of RTL expressions to more derived ones.Mikhail Maltsev1-4/+4
2015-05-19re PR target/54236 ([SH] Improve addc and subc insn utilization)Oleg Endo1-0/+38
2015-05-17re PR target/54236 ([SH] Improve addc and subc insn utilization)Oleg Endo1-4/+4
2015-05-07rtl.h (always_void_p): New function.Richard Sandiford3-21/+18
2015-05-04re PR target/65987 ([SH] Wrong jump generated for gcc.dg/tree-prof/va-arg-pac...Kaz Kojima1-1/+9
2015-05-02change local vars to rtx_insn *Trevor Saunders1-1/+1
2015-03-26t-linux (DEFAULT_ENDIAN, [...]): Remove.Oleg Endo2-8/+5
2015-03-23re PR target/65505 ([SH] ICE in sh_disp_addr_displacement)Oleg Endo3-12/+13
2015-03-09t-linux (MULTILIB_EXCEPTIONS): Define for m2a cases.Yoshinori Sato1-0/+7
2015-03-03re PR target/65249 (unable to find a register to spill in class 'R0_REGS' whe...Kaz Kojima1-7/+17
2015-02-26re PR target/61142 ([SH] QImode/HImode @(R0,Rm),Rn does not load to Rn = R0)Oleg Endo4-0/+209
2015-02-23re PR target/65153 ([SH][4.9 Regression] "insn does not satisfy its constrain...Kaz Kojima3-211/+0
2015-02-23re PR target/65163 ([SH] ICE in decompose at rtl.h:2007)Oleg Endo1-3/+3
2015-02-17sh.opt (mcbranch-force-delay-slot): New option.Oleg Endo2-6/+9
2015-02-17re PR target/64793 ([SH] missed delay slot)Oleg Endo1-13/+3
2015-02-10re PR target/64661 ([SH] Allow @(disp,reg) address mode for atomics)Oleg Endo3-240/+560
2015-02-10re PR target/64761 (-freorder-blocks-and-partition causes some failures on SH)Kaz Kojima2-23/+21
2015-02-09re PR target/64761 (-freorder-blocks-and-partition causes some failures on SH)Joern Rennecke3-6/+5
2015-02-03re PR target/64660 ([SH] Convert atomic_fetch_<op> to atomic_<op>_fetch)Oleg Endo1-21/+312
2015-02-01re PR target/64851 ([SH] Add atomic not)Oleg Endo1-0/+226
2015-01-28re PR target/64659 ([SH] Immedate values not used for atomic ops)Oleg Endo2-200/+238
2015-01-26re PR target/49263 (SH Target: underutilized "TST #imm, R0" instruction)Oleg Endo2-4/+8
2015-01-24re PR target/49263 (SH Target: underutilized "TST #imm, R0" instruction)Oleg Endo4-491/+1652
2015-01-19re PR target/53988 ([SH] tst Rm,Rn not used for QI/HImode)Oleg Endo2-21/+27
2015-01-18re PR target/64652 ([SH] ICE when using -mdiv=call-fp)Oleg Endo1-4/+4
2015-01-15dojump.h: New header file.Prathamesh Kulkarni3-7/+39
2015-01-14re PR target/53988 ([SH] tst Rm,Rn not used for QI/HImode)Oleg Endo3-16/+264
2015-01-12* Add TARGET_ATOMIC_ASSIGN_EXPAND_FENV hook for sh.Kaz Kojima1-0/+82
2015-01-09genattrtab.c (write_header): Include hash-set.h...Michael Collison4-8/+30
2015-01-08sh-mem.cc: Use constant as second operand when emitting tstsi_t insns.Oleg Endo1-4/+4
2015-01-08re PR target/55212 ([SH] Switch to LRA)Oleg Endo1-3/+8
2015-01-08re PR target/64533 ([SH] alloca generates unsafe code)Kaz Kojima1-2/+3
2015-01-06re PR target/64507 (SH inlined builtin strncmp doesn't return 0 for 0 length)Christian Bruel1-2/+10
2015-01-05rtlanal.c (refers_to_regno_p): Change return value from int to bool.Oleg Endo2-9/+5
2015-01-05Update copyright years.Jakub Jelinek39-39/+39
2014-12-24re PR target/51244 ([SH] Inefficient conditional branch and code around T bit)Oleg Endo1-14/+14
2014-12-21re PR target/55212 ([SH] Switch to LRA)Oleg Endo1-3/+9
2014-12-19* [SH] Split QI/HImode load/store via r0 when LRA is enabled.Kaz Kojima1-0/+32
2014-12-19* [SH] Add splitter to addsi3_compact.Kaz Kojima2-7/+35
generated by cgit v1.1 at 2024-08-21 06:36:26 +0000