index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
riscv
/
riscv-vsetvl.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2024-11-22
build: Remove INCLUDE_MEMORY [PR117737]
Andrew Pinski
1
-1
/
+0
2024-11-13
RISC-V: Bugfix for max_sew_overlap_and_next_ratio_valid_for_prev_sew_p[pr117483]
xuli
1
-2
/
+9
2024-10-24
Use unique_ptr in more places in pretty_printer/diagnostics [PR116613]
David Malcolm
1
-0
/
+1
2024-09-12
RISC-V: Eliminate latter vsetvl when fused
Bohan Lei
1
-0
/
+3
2024-09-12
RISC-V: Fix vl_used_by_non_rvv_insn logic of vsetvl pass
garthlei
1
-5
/
+11
2024-07-25
rtl-ssa: Define INCLUDE_ARRAY
Richard Sandiford
1
-0
/
+1
2024-05-10
RISC-V: Fix typos in code or comment [NFC]
Kito Cheng
1
-32
/
+32
2024-02-19
RISC-V: Suppress the vsetvl fusion for conflict successors
Juzhe-Zhong
1
-0
/
+25
2024-02-06
RISC-V: Fix infinite compilation of VSETVL PASS
Juzhe-Zhong
1
-5
/
+4
2024-02-02
RISC-V: Remove vsetvl_pre bogus instructions in VSETVL PASS
Juzhe-Zhong
1
-0
/
+64
2024-01-31
RISC-V: Fix VSETLV PASS compile-time issue
Juzhe-Zhong
1
-124
/
+60
2024-01-26
RISC-V: Refine some codes of VSETVL PASS [NFC]
Juzhe-Zhong
1
-42
/
+27
2024-01-26
RISC-V: Fix incorrect LCM delete bug [VSETVL PASS]
Juzhe-Zhong
1
-9
/
+10
2024-01-25
RISC-V: Add LCM delete block predecessors dump information
Juzhe-Zhong
1
-0
/
+42
2024-01-25
RISC-V: Remove redundant full available computation [NFC]
Juzhe-Zhong
1
-34
/
+23
2024-01-25
RISC-V: Add optim-no-fusion compile option [VSETVL PASS]
Juzhe-Zhong
1
-10
/
+12
2024-01-24
RISC-V: Fix large memory usage of VSETVL PASS [PR113495]
Juzhe-Zhong
1
-182
/
+51
2024-01-19
RISC-V: Fix RVV_VLMAX
Juzhe-Zhong
1
-1
/
+1
2024-01-18
RISC-V: Add has compatible check for conflict vsetvl fusion
Juzhe-Zhong
1
-19
/
+24
2024-01-17
RISC-V: fix some vsetvl debug info in pass's Phase 2 code [NFC]
Vineet Gupta
1
-10
/
+10
2024-01-17
RISC-V: RVV: add toggle to control vsetvl pass behavior
Vineet Gupta
1
-1
/
+1
2024-01-07
RISC-V: Use MAX instead of std::max [VSETVL PASS]
Juzhe-Zhong
1
-2
/
+2
2024-01-06
RISC-V: Update MAX_SEW for available vsevl info[VSETVL PASS]
Juzhe-Zhong
1
-0
/
+17
2024-01-04
RISC-V: Fix bug of earliest fusion for infinite loop[VSETVL PASS]
Juzhe-Zhong
1
-8
/
+35
2024-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2023-12-21
RISC-V: Fix bug of VSETVL fusion
Juzhe-Zhong
1
-2
/
+39
2023-12-13
RISC-V: Postpone full available optimization [VSETVL PASS]
Juzhe-Zhong
1
-2
/
+12
2023-12-11
RISC-V: Fix ICE in extract_single_source
Juzhe-Zhong
1
-0
/
+2
2023-12-06
RISC-V: Fix PR112888 ICE
Juzhe-Zhong
1
-3
/
+9
2023-12-06
RISC-V: Fix VSETVL PASS bug
Juzhe-Zhong
1
-3
/
+63
2023-12-02
RISC-V: Improve style to work around PR 60994 in host compiler.
Roger Sayle
1
-13
/
+13
2023-12-01
RISC-V: Fix VSETVL PASS regression
Juzhe-Zhong
1
-7
/
+6
2023-11-28
RISC-V: Fix VSETVL PASS regression
Juzhe-Zhong
1
-9
/
+20
2023-11-15
RISC-V: fix vsetvli pass testsuite failure [PR/112447]
Juzhe-Zhong
1
-35
/
+35
2023-11-13
RISC-V: vsetvl: Refine REG_EQUAL equality.
Robin Dapp
1
-1
/
+5
2023-11-08
RISC-V: Fix VSETVL VL check condition bug
Juzhe-Zhong
1
-1
/
+1
2023-10-25
RISC-V: Export some functions from riscv-vsetvl to riscv-v[NFC]
Juzhe-Zhong
1
-70
/
+0
2023-10-25
RISC-V: Change MD attribute avl_type into avl_type_idx[NFC]
Juzhe-Zhong
1
-1
/
+1
2023-10-24
RISC-V: Fix ICE of RTL CHECK on VSETVL PASS[PR111947]
Juzhe-Zhong
1
-6
/
+9
2023-10-23
RISC-V: Fix ICE for the fusion case from vsetvl to scalar move[PR111927]
Juzhe-Zhong
1
-0
/
+23
2023-10-23
RISC-V: Fix typo[VSETVL PASS]
Juzhe-Zhong
1
-5
/
+5
2023-10-20
RISC-V: Rename some variables of vector_block_info[NFC]
Juzhe-Zhong
1
-28
/
+29
2023-10-20
RISC-V: Refactor and cleanup vsetvl pass
Lehua Ding
1
-3660
/
+2798
2023-09-30
RISC-V: Use safe_grow_cleared for vector info [PR111649]
Patrick O'Neill
1
-2
/
+2
2023-09-28
RISC-V: Bugfix for RTL check[PR111533]
xuli
1
-2
/
+1
2023-09-25
RISC-V: Fix AVL/VL bug of VSETVL PASS[PR111548]
Juzhe-Zhong
1
-10
/
+6
2023-09-20
RISC-V: Fix Demand comparison bug[VSETVL PASS]
Juzhe-Zhong
1
-4
/
+5
2023-09-18
RISC-V: Fix VSETVL PASS fusion bug
Juzhe-Zhong
1
-0
/
+8
2023-09-16
RISC-V: Expand VLS mode to scalar mode move[PR111391]
Juzhe-Zhong
1
-1
/
+3
2023-09-14
RISC-V: Fix ICE in get_avl_or_vl_reg
Juzhe-Zhong
1
-11
/
+17
[next]