index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
riscv
/
riscv-vector-costs.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2024-11-22
build: Remove INCLUDE_MEMORY [PR117737]
Andrew Pinski
1
-1
/
+0
2024-10-16
RISC-V: Use biggest_mode as mode for constants.
Robin Dapp
1
-4
/
+10
2024-08-29
Use std::unique_ptr for optinfo_item
David Malcolm
1
-0
/
+1
2024-08-06
RISC-V: Fix comment typos
Patrick O'Neill
1
-4
/
+4
2024-05-17
RISC-V: Add initial cost handling for segment loads/stores.
Robin Dapp
1
-42
/
+121
2024-04-29
RISC-V: Refine the condition for add additional vars in RVV cost model
demin.han
1
-8
/
+15
2024-04-09
Fix up duplicated words mostly in comments, part 2
Jakub Jelinek
1
-1
/
+1
2024-04-08
RISC-V: Minor fix for max_point
demin.han
1
-1
/
+1
2024-03-20
RISC-V: Introduce option -mrvv-max-lmul for RVV autovec
demin.han
1
-2
/
+2
2024-03-08
RISC-V: Fix ICE in riscv vector costs
demin.han
1
-0
/
+2
2024-03-06
RISC-V: Adjust vec unit-stride load/store costs.
Robin Dapp
1
-10
/
+76
2024-01-15
RISC-V: Fix regression (GCC-14 compare with GCC-13.2) of SHA256 from coremark...
Juzhe-Zhong
1
-0
/
+3
2024-01-15
RISC-V: Adjust loop len by costing 1 when NITER < VF
Juzhe-Zhong
1
-0
/
+57
2024-01-15
RISC-V: Remove m_num_vector_iterations[NFC]
Juzhe-Zhong
1
-13
/
+0
2024-01-12
RISC-V: Adjust scalar_to_vec cost
Juzhe-Zhong
1
-0
/
+23
2024-01-11
RISC-V: VLA preempts VLS on unknown NITERS loop
Juzhe-Zhong
1
-0
/
+9
2024-01-11
RISC-V: Minor tweak dynamic cost model
Juzhe-Zhong
1
-1
/
+2
2024-01-09
RISC-V: Fix loop invariant check
Juzhe-Zhong
1
-1
/
+1
2024-01-06
RISC-V: Teach liveness computation loop invariant shift amount
Juzhe-Zhong
1
-4
/
+27
2024-01-05
RISC-V: Make liveness estimation be aware of .vi variant
Juzhe-Zhong
1
-7
/
+25
2024-01-04
Revert "RISC-V: Make liveness estimation be aware of .vi variant"
Pan Li
1
-23
/
+7
2024-01-04
RISC-V: Make liveness estimation be aware of .vi variant
Juzhe-Zhong
1
-7
/
+23
2024-01-04
RISC-V: Refine LMUL computation for MASK_LEN_LOAD/MASK_LEN_STORE IFN
Juzhe-Zhong
1
-14
/
+52
2024-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2024-01-03
RISC-V: Make liveness be aware of rgroup number of LENS[dynamic LMUL]
Juzhe-Zhong
1
-6
/
+28
2024-01-02
RISC-V: Declare STMT_VINFO_TYPE (...) as local variable
Juzhe-Zhong
1
-5
/
+4
2024-01-02
RISC-V: Count pointer type SSA into RVV regs liveness for dynamic LMUL cost m...
Juzhe-Zhong
1
-3
/
+9
2023-12-28
RISC-V: Make dynamic LMUL cost model more accurate for conversion codes
Juzhe-Zhong
1
-8
/
+64
2023-12-27
RISC-V: Make known NITERS loop be aware of dynamic lmul cost model liveness i...
Juzhe-Zhong
1
-14
/
+77
2023-12-26
RISC-V: Some minior tweak on dynamic LMUL cost model
Juzhe-Zhong
1
-13
/
+29
2023-12-25
RISC-V: Move RVV V_REGS liveness computation into analyze_loop_vinfo
Juzhe-Zhong
1
-43
/
+67
2023-12-23
RISC-V: Make PHI initial value occupy live V_REG in dynamic LMUL cost model a...
Juzhe-Zhong
1
-5
/
+40
2023-12-20
RISC-V: Fix calculation of max live vregs
demin.han
1
-5
/
+5
2023-12-14
RISC-V: Add RVV builtin vectorization cost model
Juzhe-Zhong
1
-3
/
+2
2023-12-13
RISC-V: Apply vla vs. vls mode heuristic vector COST model
Juzhe-Zhong
1
-1
/
+133
2023-12-13
RISC-V: Refactor Dynamic LMUL codes
Juzhe-Zhong
1
-61
/
+52
2023-12-08
RISC-V: Remove redundant check of better_main_loop_than_p in COST model
Juzhe-Zhong
1
-3
/
+0
2023-11-09
RISC-V: Fix dynamic LMUL cost model ICE
Juzhe-Zhong
1
-3
/
+8
2023-10-18
RISC-V: Enable more tests for dynamic LMUL and bug fix[PR111832]
Juzhe-Zhong
1
-6
/
+13
2023-10-17
RISC-V: Fix unexpected big LMUL choosing in dynamic LMUL model for non-adjace...
Juzhe-Zhong
1
-9
/
+84
2023-10-16
RISC-V: Use VLS modes if the NITERS is known and smaller than VLS mode elements.
Juzhe-Zhong
1
-4
/
+9
2023-09-12
RISC-V: Support Dynamic LMUL Cost model
Juzhe-Zhong
1
-0
/
+509
2023-08-31
RISC-V: Add Vector cost model framework for RVV
Juzhe-Zhong
1
-0
/
+66