index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
riscv
/
riscv-opts.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-27
RISC-V: Initial RV64E and LP64E support
Tsukasa OI
1
-0
/
+1
2023-11-20
RISC-V: Implement -mmemcpy-strategy= options[PR112537]
xuli
1
-0
/
+12
2023-10-27
RISC-V: Move lmul calculation into macro
Juzhe-Zhong
1
-0
/
+4
2023-10-21
RISC-V: Support partial VLS mode when preference fixed-vlmax [PR111857]
Pan Li
1
-5
/
+0
2023-10-11
RISC-V: Add TARGET_MIN_VLEN_OPTS to fix the build
Kito Cheng
1
-0
/
+6
2023-10-09
RISC-V: Add initial pipeline description for an out-of-order core.
Robin Dapp
1
-1
/
+2
2023-10-09
RISC-V: Support movmisalign of RVV VLA modes
Juzhe-Zhong
1
-0
/
+3
2023-10-01
RISC-V:Optimize the MASK opt generation
Feng Wang
1
-217
/
+1
2023-09-07
RISC-V: Add support for 'XVentanaCondOps' reusing 'Zicond' support
Tsukasa OI
1
-0
/
+6
2023-09-05
RISC-V: Fix Dynamic LMUL compile option
Juzhe-Zhong
1
-1
/
+1
2023-09-01
RISC-V: Add dynamic LMUL compile option
Juzhe-Zhong
1
-1
/
+3
2023-08-28
RISC-V: __builtin_riscv_pause for all environment
Tsukasa OI
1
-0
/
+2
2023-08-25
[PATCH v10] RISC-V: Add support for the Zfa extension
Jin Ma
1
-0
/
+3
2023-08-14
RISC-V: Minimal support for ZC* extensions.
Jiawei
1
-0
/
+16
2023-08-12
RISC-V: Add TAREGT_VECTOR check into VLS modes
Juzhe-Zhong
1
-1
/
+2
2023-08-10
RISC-V: Add Ztso atomic mappings
Patrick O'Neill
1
-0
/
+4
2023-07-27
RISC-V: Enable basic VLS modes support
Juzhe-Zhong
1
-0
/
+4
2023-07-26
[PATCH 1/5] [RISC-V] Recognize Zicond extension
Xiao Zeng
1
-0
/
+3
2023-07-14
RISC-V: Recognized zihintntl extensions
Monk Chiang
1
-0
/
+2
2023-07-04
RISC-V: Add support for vector crypto extensions
Christoph Müllner
1
-0
/
+34
2023-06-01
RISC-V: Introduce vfloat16m{f}*_t and their machine mode.
Pan Li
1
-0
/
+4
2023-05-31
RISC-V: Add ZVFH extension to the -march= option
Pan Li
1
-0
/
+2
2023-05-29
RISC-V: Add ZVFHMIN extension to the -march= option
Pan Li
1
-2
/
+4
2023-05-17
RISC-V: Add mode switching target hook to insert rounding mode config for fix...
Juzhe-Zhong
1
-0
/
+8
2023-05-08
RISC-V: Handle multi-lib path correclty for linux
Kito Cheng
1
-0
/
+9
2023-04-25
RISC-V: Add auto-vectorization compile option for RVV
Ju-Zhe Zhong
1
-0
/
+15
2023-03-15
riscv: Add basic XThead* vendor extension support
Christoph Müllner
1
-0
/
+26
2023-01-16
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2022-11-15
Revert "RISC-V: Add basic support for the Ventana-VT1 core"
Philipp Tomsich
1
-1
/
+1
2022-11-14
RISC-V: Add basic support for the Ventana-VT1 core
Philipp Tomsich
1
-1
/
+1
2022-11-02
RISC-V: Add Zawrs ISA extension support
Christoph Müllner
1
-0
/
+3
2022-10-27
RISC-V: Minimal support of z*inx extension.
Jiawei
1
-0
/
+10
2022-10-26
RISC-V: Recognized Svinval and Svnapot extensions
Monk Chiang
1
-0
/
+6
2022-09-05
RISC-V: Support Zmmul extension
LiaoShihua
1
-0
/
+3
2022-08-16
RISC-V: Support zfh and zfhmin extension
Kito Cheng
1
-0
/
+6
2022-05-24
RISC-V: Add mininal support for Zicbo[mzp]
ShiYulong
1
-0
/
+8
2022-03-21
RISC-V: Implement misc macro for vector extensions.
Kito Cheng
1
-4
/
+21
2022-01-07
RISC-V: Minimal support of vector extensions
Kito Cheng
1
-0
/
+31
2022-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2021-12-04
RISC-V: Add option defines for Scalar Cryptography
SiYu Wu
1
-0
/
+22
2021-10-25
RISC-V: Minimal support of bitmanip extension
Kito Cheng
1
-0
/
+10
2021-01-04
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2020-11-18
RISC-V: Support version controling for ISA standard extensions
Kito Cheng
1
-0
/
+10
2020-11-18
RISC-V: Support zicsr and zifencei extension for -march.
Kito Cheng
1
-0
/
+6
2020-07-31
RISC-V: Add support for TLS stack protector canary access
Cooper Qu
1
-0
/
+6
2020-01-01
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2019-07-22
RISC-V: Add -malign-data= option.
Ilia Diachkov
1
-0
/
+5
2019-03-26
RISC-V: Add sifive-7 pipeline description.
Andrew Waterman
1
-0
/
+7
2019-01-01
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2018-05-18
RISC-V: Add RV32E support.
Kito Cheng
1
-0
/
+1
[next]