index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
riscv
/
riscv-builtins.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-18
RISC-V: Modify _Bfloat16 to __bf16
Xiao Zeng
1
-3
/
+3
2024-05-06
[RISC-V] Add support for _Bfloat16
Xiao Zeng
1
-0
/
+16
2024-01-25
RISC-V: Add support for XCVsimd extension in CV32E40P
Mary Bennett
1
-0
/
+1
2024-01-15
RISC-V: Add C intrinsic for Scalar Bitmanip Extension
Liao Shihua
1
-0
/
+22
2024-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2023-12-15
[PATCH v4 1/3] RISC-V: Add support for XCVelw extension in CV32E40P
Mary Bennett
1
-0
/
+2
2023-10-11
[PATCH v4 2/2] RISC-V: Add support for XCValu extension in CV32E40P
Mary Bennett
1
-0
/
+3
2023-10-11
[PATCH v4 1/2] RISC-V: Add support for XCVmac extension in CV32E40P
Mary Bennett
1
-0
/
+10
2023-09-16
RISC-V: Make SHA-256, SM3 and SM4 builtins operate on uint32_t
Tsukasa OI
1
-4
/
+3
2023-09-16
RISC-V: Make bit manipulation value / round number and shift amount types for...
Tsukasa OI
1
-4
/
+3
2023-08-28
RISC-V: __builtin_riscv_pause for all environment
Tsukasa OI
1
-2
/
+2
2023-04-28
RISC-V: Added support clmul[r,h] instructions for Zbc extension.
Karen Sargsyan
1
-2
/
+4
2023-03-10
RISC-V: Add fault first load C/C++ support
Ju-Zhe Zhong
1
-0
/
+31
2023-03-06
RISC-V: Implement ZKSH and ZKSED extensions
Liao Shihua
1
-0
/
+4
2023-03-06
RISC-V: Implement ZKNH extension
Liao Shihua
1
-0
/
+2
2023-03-06
RISC-V: Implement ZKND and ZKNE extensions
Liao Shihua
1
-0
/
+5
2023-03-06
RISC-V: Implement ZBKB, ZBKC and ZBKX extensions
Liao Shihua
1
-0
/
+7
2023-03-06
RISC-V: Add prototypes for RISC-V Crypto built-in functions
Liao Shihua
1
-0
/
+8
2023-01-16
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2022-11-15
RISC-V: Zihintpause: add __builtin_riscv_pause
Philipp Tomsich
1
-3
/
+3
2022-10-27
RISC-V: Target support for z*inx extension.
Jiawei
1
-2
/
+2
2022-10-21
RISC-V: Add RVV intrinsic basic framework.
Ju-Zhe Zhong
1
-12
/
+32
2022-10-05
RISC-V: Introduce RVV header to enable builtin types
Ju-Zhe Zhong
1
-1
/
+1
2022-09-29
RISC-V: Add ABI-defined RVV types.
Ju-Zhe Zhong
1
-0
/
+2
2022-08-16
RISC-V: Support _Float16 type.
Kito Cheng
1
-0
/
+24
2022-06-20
RISC-V: Fix a bug that is the CMO builtins are missing parameter
yulong
1
-0
/
+1
2022-05-24
RISC-V: Cache Management Operation instructions
ShiYulong
1
-0
/
+16
2022-01-17
Rename .c files to .cc files.
Martin Liska
1
-0
/
+293