aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/mips/mips.md
AgeCommit message (Expand)AuthorFilesLines
2021-06-05mips: Update unexpected empty split conditionKewen Lin1-3/+3
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-08-25MIPS: Fix __builtin_longjmp (PR 64242)Andrew Pinski1-1/+11
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-11-19[MIPS] Prevent MSA branches from being put into delay slotsDragan Mladjenovic1-2/+8
2019-11-13Sanitize the constant argument for rotr<mode>3Dragan Mladjenovic1-2/+2
2019-10-28re PR target/82981 (unnecessary __multi3 call for mips64r6 linux kernel)Mihailo Stojanovic1-3/+12
2019-08-23mips.md (mips_get_fcsr, [...]): Use SI machine mode for unspec_volatile operand.Mihailo Stojanovic1-2/+2
2019-07-07PR91068: Fix MIPS fallout from IRA matched operand changesRichard Sandiford1-6/+6
2019-06-27builtins.c (get_memory_rtx): Fix comment.Aaron Sawdey1-1/+1
2019-02-22re PR rtl-optimization/87761 ([MIPS] New FAIL: gcc.target/mips/fix-r4000-10.c...Jeff Law1-0/+41
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-11-07Fix some typo and brain twister logical.Chenghua Xu1-17/+17
2018-11-07Add support for Loongson 2K1000 processor.Chenghua Xu1-0/+2
2018-11-07Add support for Loongson 3A2000/3A3000 processor.Chenghua Xu1-0/+2
2018-11-07Add support for Loongson 3A1000 processor.Chenghua Xu1-2/+2
2018-11-07Add support for Loongson EXT2 instructions.Chenghua Xu1-4/+43
2018-11-07Add support for Loongson EXT instructions.Chenghua Xu1-8/+8
2018-11-07Add support for Loongson MMI instructions.Chenghua Xu1-8/+8
2018-06-13MIPS: Add support for P6600.Matthew Fortune1-0/+2
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-09-15Turn TRULY_NOOP_TRUNCATION into a hookRichard Sandiford1-5/+5
2017-08-30[10/77] Make assemble_real take a scalar_float_modeRichard Sandiford1-1/+1
2017-08-30[2/77] Add an E_ prefix to case statementsRichard Sandiford1-2/+2
2017-08-01re PR target/80846 (auto-vectorized AVX2 horizontal sum should narrow to 128b...Jakub Jelinek1-0/+5
2017-06-14MIPS16/GCC: Emit bounds checking as RTL in `casesi'Maciej W. Rozycki1-35/+23
2017-05-04Fix previous commitRichard Sandiford1-5/+0
2017-05-04Remove bogus top-level ChangeLog commit (sorry!)Richard Sandiford1-0/+5
2017-04-18re PR target/74563 (Classic MIPS16 (non-MIPS16e) function return broken)Jeff Law1-1/+0
2017-04-18regcprop.c (maybe_mode_change): Avoid creating copies of the stack pointer.Jeff Law1-8/+2
2017-04-13mips.mips.md (zero_extendsidi2): Do not allow SP to appear in operands[1] if ...Jeff Law1-2/+8
2017-01-01Update copyright years.Jakub Jelinek1-1/+1
2016-11-16MIPS16/GCC: Emit explicit JRC from `casesi_internal_mips16_<mode>' insnMaciej W. Rozycki1-2/+8
2016-11-16MIPS16/GCC: Improve `casesi_internal_mips16_<mode>'s instruction count estimateMaciej W. Rozycki1-1/+1
2016-11-16MIPS16/GCC: Correct `casesi_internal_mips16_<mode>'s RTL patternMaciej W. Rozycki1-1/+1
2016-11-16MIPS16/GCC: Fix DImode `casesi_internal_mips16_<mode>' assembly instructionsMaciej W. Rozycki1-6/+6
2016-11-16MIPS/GCC: Mark text contents as code or dataMaciej W. Rozycki1-1/+11
2016-11-15MIPS/GCC: Mark trailing labels with `.insn'Maciej W. Rozycki1-0/+19
2016-05-09Add support for MIPS SIMD Architecture (MSA).Robert Suchanek1-6/+39
2016-01-04Update copyright years.Jakub Jelinek1-1/+1
2015-10-05Remove REAL_VALUE_FROM_CONST_DOUBLERichard Sandiford1-4/+2
2015-10-05Remove remaining uses of CONST_DOUBLE_FROM_REAL_VALUERichard Sandiford1-4/+4
2015-09-01MIPS compact branch supportMatthew Fortune1-97/+116
2015-08-24genflags.c (gen_macro): Delete.Richard Sandiford1-1/+1
2015-08-13[MIPS] Remove W32 and W64 pseudo-processors.Robert Suchanek1-2/+0
2015-07-23I6400 scheduling.Prachi Godbole1-0/+2
2015-07-22Add scheduling for M51xx core family.Prachi Godbole1-0/+2
2015-07-15Support new interrupt handler options.Matthew Fortune1-5/+5
2015-07-06config.gcc: Add fused-madd.opt.Steve Ellcey1-95/+170
2015-06-18mips.c (mips_rtx_costs): Remove HONOR_NAN check.Steve Ellcey1-16/+15
generated by cgit v1.1 at 2024-10-28 22:40:54 +0000