index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/existing-fp8
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
i386
/
mmx.md
Age
Commit message (
Expand
)
Author
Files
Lines
2023-11-03
i386: Handle multiple address register classes
Uros Bizjak
1
-14
/
+17
2023-11-02
Support cmul{_conj}v4hf3/cmla{_conj}v4hf4 with AVX512FP16 instruction.
liuhongt
1
-0
/
+86
2023-10-31
Fix wrong code due to incorrect define_split
liuhongt
1
-78
/
+34
2023-10-27
Support vec_cmpmn/vcondmn for v2hf/v4hf.
liuhongt
1
-2
/
+267
2023-10-23
Remove unused mmx_pinsrw.
liuhongt
1
-14
/
+0
2023-10-18
Support 32/64-bit vectorization for _Float16 fma related operations.
liuhongt
1
-1
/
+151
2023-10-16
Support 32/64-bit vectorization for conversion between _Float16 and integer/f...
liuhongt
1
-19
/
+145
2023-10-16
Enable vectorization for V2HF/V4HF rounding operations and sqrt.
liuhongt
1
-1
/
+190
2023-10-11
Refine predicate of operands[2] in divv4hf3 with register_operand.
liuhongt
1
-1
/
+1
2023-10-08
Support signbit/xorsign/copysign/abs/neg/and/xor/ior/andn for V2HF/V4HF.
liuhongt
1
-1
/
+113
2023-10-08
Support smin/smax for V2HF/V4HF
liuhongt
1
-31
/
+43
2023-10-07
[APX EGPR] Handle vex insns that only support GPR16 (5/5)
Kong Lingling
1
-5
/
+6
2023-10-07
[APX_EGPR] Handle legacy insns that only support GPR16 (4/5)
Kong Lingling
1
-57
/
+86
2023-08-18
i386: Use PUNPCKL?? to implement vector extend and zero_extend for TARGET_SSE2.
Uros Bizjak
1
-3
/
+21
2023-08-10
i386: Do not sanitize upper part of V2HFmode and V4HFmode reg with -fno-trapp...
liuhongt
1
-6
/
+14
2023-08-08
i386: Do not sanitize upper part of V2SFmode reg with -fno-trapping-math [PR1...
Uros Bizjak
1
-32
/
+43
2023-08-07
i386: Clear upper bits of XMM register for V4HFmode/V2HFmode operations [PR11...
liuhongt
1
-19
/
+90
2023-08-07
x86: drop redundant "prefix_data16" attributes
Jan Beulich
1
-10
/
+0
2023-08-07
x86: correct "length_immediate" in a few cases
Jan Beulich
1
-2
/
+2
2023-08-07
x86: replace/correct bogus "prefix_extra"
Jan Beulich
1
-4
/
+4
2023-08-07
x86: "sse4arg" adjustments
Jan Beulich
1
-20
/
+6
2023-07-26
i386: Clear upper half of XMM register for V2SFmode operations [PR110762]
Uros Bizjak
1
-403
/
+475
2023-06-19
Reimplement packuswb/packusdw with UNSPEC_US_TRUNCATE instead of original us_...
liuhongt
1
-15
/
+30
2023-06-03
i386: Add missing vector truncate patterns [PR92658].
liuhongt
1
-0
/
+21
2023-05-24
i386: Add v<any_shift:insn>v4qi3 expander
Uros Bizjak
1
-0
/
+24
2023-05-23
i386: Add V8QI and V4QImode partial vector shift operations
Uros Bizjak
1
-0
/
+22
2023-05-18
i386: Add infrastructure for QImode partial vector mult and shift operations
Uros Bizjak
1
-0
/
+20
2023-05-12
i386: Remove mulv2si emulated sequence for TARGET_SSE2 [PR109797]
Uros Bizjak
1
-33
/
+1
2023-05-10
i386: Add missing vector extend patterns [PR92658]
Uros Bizjak
1
-0
/
+62
2023-05-05
i386: Introduce mulv2si3 instruction
Uros Bizjak
1
-0
/
+49
2023-04-18
i386: Improve permutations with INSERTPS instruction [PR94908]
Uros Bizjak
1
-0
/
+40
2023-03-15
i386: Fix blend vector permutation for 8-byte modes
Uros Bizjak
1
-0
/
+19
2023-03-14
i386: Use movss to implement V2SImode VEC_PERM.
Uros Bizjak
1
-5
/
+5
2023-01-16
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2022-12-07
Fix ICE due to condition mismatch between expander and define_insn.
liuhongt
1
-1
/
+2
2022-11-22
Guard 64/32-bit vector move patterns with ix86_hard_reg_move_ok.
liuhongt
1
-2
/
+4
2022-10-31
Enable V4BFmode and V2BFmode.
liuhongt
1
-10
/
+16
2022-09-22
Fix typo in floorv2sf2, should be register_operand for op1, not vector_operand.
liuhongt
1
-1
/
+1
2022-09-20
Support 64-bit vectorization for single-precision floating rounding operation.
liuhongt
1
-0
/
+154
2022-07-22
Extend 16/32-bit vector bit_op patterns with (m,0,i) alternative.
liuhongt
1
-31
/
+39
2022-07-03
x86: Support 2/4/8 byte constant vector stores
H.J. Lu
1
-0
/
+37
2022-06-03
x86: {,v}psadbw have commutative source operands
Jan Beulich
1
-4
/
+12
2022-05-30
i386: Remove constraints when used with constant integer predicates, take 2
Uros Bizjak
1
-10
/
+10
2022-05-17
i386: Fix ICE in final_scan_insn_1 [PR105624]
Uros Bizjak
1
-10
/
+10
2022-05-15
i386: Remove constraints when used with constant integer predicates.
Uros Bizjak
1
-10
/
+10
2022-04-05
i386: Fix movv2qi_internal xmm reg to xmm reg move for AVX512FP16 [PR105139]
Uros Bizjak
1
-1
/
+1
2022-01-17
Change references of .c files to .cc files
Martin Liska
1
-4
/
+4
2022-01-13
i386: Introduce V2QImode vectorized shifts [PR103861]
Uros Bizjak
1
-4
/
+40
2022-01-13
i386: Cleanup V2QI arithmetic instructions
Uros Bizjak
1
-28
/
+28
2022-01-13
ii386: Add 16-bit vector modes to xop_pcmov [PR104003]
Uros Bizjak
1
-5
/
+5
[next]