aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/i386/i386.opt
AgeCommit message (Expand)AuthorFilesLines
6 daysSupport Intel AMX-MOVRSHu, Lin11-0/+4
6 daysSupport Intel MOVRSHu, Lin11-0/+4
7 daysSupport Intel AMX-FP8Liwei Xu1-0/+4
7 daysSupport Intel AMX-TRANSPOSEHaochen Jiang1-0/+4
7 daysSupport Intel AMX-TF32Haochen Jiang1-0/+4
7 daysSupport Intel AMX-AVX512Haochen Jiang1-0/+5
2024-09-25i386: Update the comment for mapxf optionLingling Kong1-1/+1
2024-08-12Initial support for AVX10.2Haochen Jiang1-0/+15
2024-07-31i386: Mark target option with optimization when enabled with opt level [PR116...Hongyu Wang1-1/+1
2024-06-13[APX ZU] Support APX zero-upperLingling Kong1-0/+3
2024-06-06[APX CCMP] Support APX CCMPHongyu Wang1-0/+3
2024-06-03[APX NF] Support APX NF addLingling Kong1-0/+3
2024-05-20i386: Remove Xeon Phi ISA supportHaochen Jiang1-20/+0
2024-03-08i386: Guard noreturn no-callee-saved-registers optimization with -mnoreturn-n...Jakub Jelinek1-0/+4
2024-01-10i386: [APX] Document inline asm behavior and new switch for APXHongyu Wang1-2/+1
2024-01-08i386: [APX] Add missing document for APXHongyu Wang1-1/+2
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-12-08i386: Mark Xeon Phi ISAs as deprecatedHaochen Jiang1-5/+5
2023-11-21[APX PPX] Support Intel APX PPXHongyu Wang1-0/+3
2023-11-20Initial support for AVX10.1Haochen Jiang1-0/+30
2023-10-16i386: Allow -mlarge-data-threshold with -mcmodel=largeUros Bizjak1-1/+1
2023-10-12Support Intel USER_MSRHu, Lin11-0/+4
2023-10-09Allow -mno-evex512 usageHaochen Jiang1-1/+1
2023-10-09Initial support for -mevex512Haochen Jiang1-0/+4
2023-10-07[APX EGPR] Map reg/mem constraints in inline asm to non-EGPR constraint.Kong Lingling1-0/+5
2023-10-07[APX_EGPR] Initial support for APX_FKong Lingling1-0/+25
2023-08-24Revert "Initial support for AVX10.1"Haochen Jiang1-20/+0
2023-08-17Initial support for AVX10.1Haochen Jiang1-0/+20
2023-08-16Support -m[no-]gather -m[no-]scatter to enable/disable vectorization for all ...liuhongt1-0/+8
2023-08-09i386: Add missing dot to -mpartial-vector-fp-math descriptionUros Bizjak1-1/+1
2023-08-08i386: Do not sanitize upper part of V2SFmode reg with -fno-trapping-math [PR1...Uros Bizjak1-0/+4
2023-07-21Fix a typoHaochen Jiang1-5/+0
2023-07-17Support Intel SM4Haochen Jiang1-0/+5
2023-07-17Support Intel SHA512Haochen Jiang1-0/+10
2023-07-17Support Intel SM3Haochen Jiang1-0/+5
2023-07-17Support Intel AVX-VNNI-INT16Kong Lingling1-0/+5
2023-04-10Support Intel AMX-COMPLEXHaochen Jiang1-0/+4
2023-03-03target/108738 - limit STV chain discoveryRichard Biener1-0/+4
2023-01-30Change AVX512FP16 to AVX512-FP16 in the document.liuhongt1-1/+1
2023-01-16Update copyright years.Jakub Jelinek1-1/+1
2022-12-26x86: Add a new option -mdaz-ftz to enable FTZ and DAZ flags in MXCSR.liuhongt1-0/+4
2022-12-09Implement hwasan target_hook.liuhongt1-0/+16
2022-11-28i386: Fix up ix86_abi handling [PR106875]Jakub Jelinek1-2/+2
2022-11-14Enable small loop unrolling for O2Hongyu Wang1-0/+4
2022-11-08Revert "i386: Prefer remote atomic insn for atomic_fetch{add, and, or, xor}"konglin11-4/+0
2022-11-07i386: Prefer remote atomic insn for atomic_fetch{add, and, or, xor}konglin11-0/+4
2022-11-07Support Intel RAO-INTkonglin11-0/+4
2022-11-07Support Intel prefetchit0/t1Haochen Jiang1-0/+4
2022-11-04Support Intel AMX-FP16 ISAHongyu Wang1-0/+4
2022-11-04Support Intel CMPccXADDHaochen Jiang1-0/+5
generated by cgit v1.1 at 2024-11-07 14:59:52 +0000