aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/i386/driver-i386.c
AgeCommit message (Expand)AuthorFilesLines
2013-12-31i386-common.c (OPTION_MASK_ISA_SHA_SET): New.Alexander Ivchenko1-2/+4
2013-12-26driver-i386.c (decode_caches_intel): Add missing entries.Uros Bizjak1-0/+18
2013-12-23Use proper Intel processor names for -march=/-mtune=H.J. Lu1-15/+17
2013-12-20config.gcc: Support march=broadwell.Tocar Ilya1-1/+3
2013-11-22Enable AES, PCLMUL and RDRND for SilvermontYuri Rumyantsev1-0/+5
2013-11-18AMD bdver4 enablementGanesh Gopalasubramanian1-0/+5
2013-09-19i386.h (TARGET_GENERIC32, [...]): Remove.Jan Hubicka1-5/+5
2013-08-27Update Haswell processor detectionH.J. Lu1-0/+2
2013-08-27re PR target/57927 (-march=core-avx2 different than -march=native on INTEL H...Christian Widmer1-10/+18
2013-08-22i386-common.c (OPTION_MASK_ISA_AVX512F_SET): New.Alexander Ivchenko1-1/+12
2013-07-07driver-i386.c (host_detect_local_cpu): Do not check signature_TM2_ebx, it int...Uros Bizjak1-2/+1
2013-05-30Silvermont (SLM) architecture pipeline model, tuning and insn selection.Yuri Rumyantsev1-2/+8
2013-05-17driver-i386.c (host_detect_local_cpu): Pass mmx, 3dnow, sse, sse2, sse3, ssse...Uros Bizjak1-2/+10
2013-05-16driver-i386.c (host_detect_local_cpu): Determine cache parameters using detec...Uros Bizjak1-10/+18
2013-05-16re PR target/45359 (poor -march=native choices for VIA C7 Esther processors)Uros Bizjak1-1/+28
2013-01-10Update copyright years in gcc/Richard Sandiford1-2/+1
2012-11-16AMD bdver3 enablementGanesh Gopalasubramanian1-0/+5
2012-10-26ChangeLog/Alexander Ivchenko1-2/+17
2012-10-03Fix SSE and YMM state support check logic for -march=nativeAndrew W. Nosenko1-1/+2
2012-10-02Check SSE and YMM state support for -march=nativeH.J. Lu1-0/+22
2012-09-12i386.md: Comments on fma4 instruction selection reflect requirement on regist...Uros Bizjak1-2/+0
2012-09-09cpuid.h: Define signature_*_e[bcd]x macros for matching results of level 0 ca...Ulrich Drepper1-17/+6
2012-08-13re PR driver/54210 (gcc unable to detect -mprfchw flag in bulldozer machines)Ganesh Gopalasubramanian1-2/+3
2012-08-08i386-common.c (OPTION_MASK_ISA_ADX_SET): New.Michael Zolotukhin1-2/+4
2012-07-30i386-common.c (OPTION_MASK_ISA_RDSEED_SET): New.Kirill Yukhin1-2/+4
2012-07-25Changelog entry:Kirill Yukhin1-1/+4
2012-07-25AMD btver2 enablementVenkataramanan Kumar1-0/+5
2012-05-20Add RDRND, F16C and FSGSBASE support to -march=nativeH.J. Lu1-1/+8
2012-05-11Add RTM support to -march=nativeH.J. Lu1-2/+4
2012-05-03With -march=native generate fma3 instruction by default for AMD processors wh...Ganesh Gopalasubramanian1-0/+2
2012-05-03re PR target/53201 (unrecognized command line option '-mno-lzcnt-mno-hle)Kirill Yukhin1-1/+1
2012-05-02ChangeLog entry:Kirill Yukhin1-1/+5
2011-12-19re PR target/48743 (-march=native mis-detects AMD K6-2+ / K6-3 as Athlon - co...Quentin Neill1-1/+1
2011-10-21re PR driver/50740 (CPUID leaf 7 for BMI/BMI2/AVX2 feature detection not qual...H.J. Lu1-6/+9
2011-08-23Add BMI2 support.H.J. Lu1-3/+5
2011-08-18Add -mavx2.Kirill Yukhin1-2/+4
2011-08-02Fix a typo in host_detect_local_cpu.H.J. Lu1-1/+1
2011-08-01Add -mlzcnt.Kirill Yukhin1-2/+4
2011-07-12AMD bdver2 EnablementHarsha Jagasia1-0/+5
2011-06-09add another sandy bridge model number.Andi Kleen1-0/+1
2011-06-08Support unknown Intel family 0x6 CPUs.H.J. Lu1-3/+16
2011-05-25re PR c/49128 (-march=native generates unsupported instructions)Jakub Jelinek1-1/+1
2011-05-24Always add -mno-XXX for -march=native.H.J. Lu1-32/+22
2011-01-06Bobcat (btver1) EnablementChangpeng Fang1-0/+5
2011-01-03Update Copyright years for files modified in 2010.Jakub Jelinek1-1/+1
2010-12-06Add -march=/-mtune=corei7-avx.H.J. Lu1-0/+4
2010-11-29system.h: Include "safe-ctype.h" instead of <safe-ctype.h>.Joseph Myers1-1/+0
2010-11-11Support Intel processor family 6, model 0x2c.H.J. Lu1-0/+1
2010-11-10Add support for TBM.Quentin Neill1-1/+4
2010-11-10Add support for BMI.Quentin Neill1-0/+7