aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/gcn/gcn.md
AgeCommit message (Expand)AuthorFilesLines
2021-07-19amdgcn: Add -mxnack and -msram-ecc [PR 100208]Andrew Stubbs1-0/+1
2021-06-29amdgcn: Add clrsbsi2/clrsbdi2 implementationJulian Brown1-2/+38
2021-06-29amdgcn: Add [us]mulsid3/muldi3 patternsJulian Brown1-0/+94
2021-06-29amdgcn: Add [us]mulsi3_highpart SGPR alternativesJulian Brown1-7/+55
2021-06-29amdgcn: Mark s_mulk_i32 as clobbering SCCJulian Brown1-1/+4
2021-01-12amdgcn: Improve FP division accuracyJulian Brown1-1/+2
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-10-07amdgcn: Use scalar instructions for addptrdi3Andrew Stubbs1-12/+31
2020-09-11amdgcn: align TImode registersAndrew Stubbs1-0/+2
2020-09-08amdgcn: Add waitcnt after LDS write instructionsJulian Brown1-4/+4
2020-08-04amdgcn: TImode shiftsAndrew Stubbs1-0/+105
2020-04-29[gcn] Fix build with RTL checking [PR94248]Jakub Jelinek1-1/+1
2020-04-24amdgcn: Split 64-bit constant loads post-reloadAndrew Stubbs1-3/+5
2020-03-27amdgcn: refactor mode iteratorsAndrew Stubbs1-0/+2
2020-03-02amdgcn: Extend reductions to all typesAndrew Stubbs1-0/+1
2020-02-27amdgcn: sub-dword vector min/max/shift/bit operatorsAndrew Stubbs1-1/+1
2020-02-27amdgcn: fix ICE on subreg of BI reg.Andrew Stubbs1-0/+25
2020-02-21amdgcn: Align VGPR pairsAndrew Stubbs1-21/+17
2020-01-07[amdgcn] Add more modes for vector comparisonsAndrew Stubbs1-1/+3
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-12-17Add clz and ctz for amdgcnAndrew Stubbs1-2/+28
2019-09-05Global GCN instructions need nops too.Andrew Stubbs1-2/+2
2019-07-31Remove amdgcn expcnt waits.Andrew Stubbs1-29/+33
2019-07-02Fix amdgcn regrename ICE.Andrew Stubbs1-8/+26
2019-05-24GCN: Wait for exit value to write before exiting.Andrew Stubbs1-2/+2
2019-03-27Fix scc clobber in movdi_symbol.Andrew Stubbs1-1/+18
2019-01-17GCN machine descriptionAndrew Stubbs1-0/+1857
generated by cgit v1.1 at 2024-11-07 00:59:20 +0000