aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/gcn/gcn.c
AgeCommit message (Expand)AuthorFilesLines
2021-08-09amdgcn: Enable OpenACC worker partitioning for AMD GCNJulian Brown1-12/+3
2021-08-09openacc: Middle-end worker-partitioning supportJulian Brown1-3/+3
2021-07-28amdgcn: Fix attributes for LLVM-12 [PR 100208]Andrew Stubbs1-5/+26
2021-07-19amdgcn: Add -mxnack and -msram-ecc [PR 100208]Andrew Stubbs1-2/+11
2021-06-30[amdgcn] Add hook for DWARF address spaces.Hafiz Abid Qadeer1-0/+29
2021-06-30[amdgcn] Use frame pointer for CFA expressions.Hafiz Abid Qadeer1-14/+46
2021-06-30[amdgcn] Update CFI configurationHafiz Abid Qadeer1-7/+75
2021-06-29amdgcn: Enable support for TImode for AMD GCNJulian Brown1-0/+30
2021-06-18gcc/configure.ac: fix register issue for global_load assembler functionsMarcel Vollweiler1-4/+13
2021-05-21openacc: Add support for gang local storage allocation in shared memory [PR90...Julian Brown1-2/+2
2021-05-07Revert "amdgcn: disable TImode"Andrew Stubbs1-1/+1
2021-05-07amdgcn: disable TImodeAndrew Stubbs1-1/+1
2021-03-19amdgcn: Typo fixAndrew Stubbs1-1/+1
2021-03-18amdgcn: Silence warnings in gcn.cAndrew Stubbs1-7/+10
2021-02-03amdgcn: Add gfx908 supportAndrew Stubbs1-0/+3
2021-01-26amdgcn: Allow V64DFmode min/max reductionsAndrew Stubbs1-1/+2
2021-01-13i386, expand: Optimize also 256-bit and 512-bit permutatations as vpmovzx if ...Jakub Jelinek1-3/+4
2021-01-12amdgcn: Remove dead code for fixed v0 registerJulian Brown1-4/+0
2021-01-12amdgcn: Fix exec register live-on-entry to BB in md-reorgJulian Brown1-1/+16
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-09-14options: Save and restore opts_set for Optimization and Target optionsJakub Jelinek1-4/+6
2020-09-11amdgcn: align TImode registersAndrew Stubbs1-1/+2
2020-07-25amdgcn: Enable TImodeAndrew Stubbs1-0/+15
2020-06-29amdgcn: Support basic DWARFAndrew Stubbs1-8/+118
2020-06-22amdgcn: Pass vector parameters in memoryAndrew Stubbs1-0/+8
2020-06-19amdgcn: Silence compile warningsTobias Burnus1-3/+3
2020-06-17amdgcn: Switch to HSACO v3 binary formatAndrew Stubbs1-137/+94
2020-05-14amdgcn: fix vcc clobber in vector load/storeAndrew Stubbs1-6/+7
2020-04-03amdgcn: Support unordered floating-point comparison operatorsKwok Cheung Yeung1-0/+15
2020-03-02amdgcn: Extend reductions to all typesAndrew Stubbs1-20/+91
2020-02-21amdgcn: Use correct offset mode for gather/scatterAndrew Stubbs1-9/+0
2020-02-21amdgcn: Align VGPR pairsAndrew Stubbs1-1/+9
2020-02-03Remove gfx801 "carrizo" supportAndrew Stubbs1-2/+0
2020-01-31Zero-initialise masked load destinationsAndrew Stubbs1-2/+12
2020-01-30Add LTGT operator support for amdgcnAndrew Stubbs1-0/+3
2020-01-07[amdgcn] Add more modes for vector comparisonsAndrew Stubbs1-3/+3
2020-01-07Disallow 'B' constraints on amdgcn addc/subbAndrew Stubbs1-4/+6
2020-01-06Fix amdgcn inline immediate rangeAndrew Stubbs1-1/+1
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-12-13Sub-dword vector extend and truncate for amdgcnAndrew Stubbs1-1/+1
2019-12-06Enable QI/HImode vector movesAndrew Stubbs1-6/+23
2019-11-25[amdgcn] Silence warnings + add gcc_unreachable()Tobias Burnus1-3/+3
2019-11-22Limit LDS usage.Andrew Stubbs1-4/+12
2019-11-22Use GFX9 granulated sgprs count correctly.Andrew Stubbs1-1/+9
2019-11-20AMD GCN symbol output with null cfunJulian Brown1-2/+4
2019-11-15[amdgcn] Update lower bounds for the number of registers in non-leaf kernelsKwok Cheung Yeung1-6/+14
2019-11-15[amdgcn] Restrict registers available to non-kernel functionsKwok Cheung Yeung1-27/+36
2019-11-15[amdgcn] Reinitialize registers for every functionKwok Cheung Yeung1-0/+2
2019-11-15[amdgcn] Use first lane of v1 for zero offsetKwok Cheung Yeung1-14/+3
2019-11-15[amdgcn] Fix handling of VCC_CONDITIONAL_REGKwok Cheung Yeung1-1/+5
generated by cgit v1.1 at 2025-01-25 08:52:27 +0000