aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/arm
AgeCommit message (Expand)AuthorFilesLines
2017-06-07aarch-cost-tables.h (cortexa53_extra_cost): Increase idiv cost.Tamar Christina1-1/+1
2017-06-06Remove aarch32 support for falkor/qdf24xx, not in released hardware.Jim Wilson11-194/+3
2017-06-06[ARM] Rename *_compute_save_reg_mask ()Thomas Preud'homme1-9/+9
2017-06-05[ARM] Complete legend for ARM register allocation in arm.hThomas Preud'homme1-1/+1
2017-05-30Fix ARM bootstrap failure due to an odd warning:Wilco Dijkstra1-3/+3
2017-05-24[ARM] Fix typo in comment in arm_expand_prologueThomas Preud'homme1-1/+1
2017-05-17Fix comment for cmse_nonsecure_call_clear_caller_savedThomas Preud'homme1-3/+4
2017-05-16Committed on behalf of Matthew WahabMatthew Wahab2-2/+74
2017-05-12[ARM] Add missing TARGET_32BIT conditional to movsiPrakhar Bahuguna1-2/+2
2017-05-08target.def (compute_frame_layout): New optional target hook.Bernd Edlinger1-9/+25
2017-05-05[ARM] Allow combination of aprofile and rmprofile multilibsThomas Preud'homme3-46/+83
2017-05-05[ARM] PR71607: Fix ICE when loading constantAndre Vieira3-11/+56
2017-05-05Code scheduling for Cortex-A53 isn't as good as it could be.Wilco Dijkstra3-0/+48
2017-05-04[ARM] Enable Purecode for ARMv8-M BaselinePrakhar Bahuguna2-31/+53
2017-05-04[ARM] Rename FPSCR builtins to correct namesPrakhar Bahuguna1-2/+2
2017-05-03[ARM] Set mode for success result of atomic compare and swapThomas Preud'homme3-14/+36
2017-04-25re PR target/77728 (Miscompilation multiple vector iteration on ARM)Ramana Radhakrishnan1-17/+61
2017-04-20[ARM] Fix type for .init_array.* and .fini_array.* sectionsThomas Preud'homme1-1/+1
2017-04-11[arm] PR 80389 - if architecture and cpu mismatch, don't print an architectur...Richard Earnshaw1-2/+2
2017-04-10[ARM] Add source mode to coprocessor pattern SETsKyrylo Tkachov1-2/+2
2017-04-07ARM: Introduce ARM_DEFAULT_SHORT_ENUMSSebastian Huber3-2/+9
2017-04-04[ARM] Fix small multiply featureThomas Preud'homme1-0/+3
2017-04-03Fix numerous typos in commentsJonathan Wakely1-1/+1
2017-03-23[ARM] PR target/71436: Restrict *load_multiple pattern till after LRAKyrylo Tkachov1-1/+4
2017-03-22Fix PR80082: LDRD erronously used for 64bit load on ARMv7-RThomas Preud'homme4-8/+8
2017-03-13[ARM] PR target/79911: Invalid vec_select argumentsKyrylo Tkachov1-24/+26
2017-03-11Remove trailing period from various diagnostic messages (PR translation/79923)David Malcolm1-1/+1
2017-02-28[ARM] Fix PR79742 incorrect scheduler choice.Richard Earnshaw3-113/+232
2017-02-21re PR ada/67205 (eliminate No_Implicit_Dynamic_Code restriction violations)Eric Botcazou1-1/+31
2017-02-14[ARM] PR rtl-optimization/68664 Implement TARGET_SCHED_CAN_SPECULATE_INSN hookKyrylo Tkachov1-0/+33
2017-02-13[ARM] Fix assembly comment syntax in -mprint-tune-infoKyrylo Tkachov1-24/+33
2017-02-10[ARM,AArch64] more poly64 intrinsics and testsChristophe Lyon1-0/+27
2017-01-30re PR target/79260 (missing header files for plugins: arm-isa.h, arm-flags.h)Richard Earnshaw1-2/+0
2017-01-27[ARM] Fix PR target/79239 - unrecognized insn after pragma gcc pop_optionsRichard Earnshaw1-19/+12
2017-01-26update-copyright.py: Add libhsail-rt to self.default_dirs and call self.add_d...Jakub Jelinek1-1/+1
2017-01-25[ARM] PR target/79145 Fix xordi3 expander for immediate operands in iWMMXtKyrylo Tkachov1-1/+8
2017-01-24re PR target/77439 (wrong code for sibcall with longcall, APCS frame and VFP)Eric Botcazou1-0/+8
2017-01-20[ARM] PR target/71270 fix neon_valid_immediate for big-endianKyrylo Tkachov1-0/+6
2017-01-11My previous change to the Cortex-A53 scheduler resulted in a 13% regression o...Wilco Dijkstra1-11/+26
2017-01-11arm_neon.h: Add __artificial__ and gnu_inline to all inlined functions, chang...Tamar Christina1-2254/+4508
2017-01-11[ARM] PR target/78253 Call weak function instead of strong when called throug...Christophe Lyon1-3/+13
2017-01-11[arm] Replace command-line option .def files with single definition fileRichard Earnshaw15-549/+4645
2017-01-10fuchsia-elf.h: New file.Joshua Conner1-0/+31
2017-01-06[ARM] Implement support for ACLE Coprocessor MCRR and MRRC intrinsicsAndre Vieira7-0/+120
2017-01-06[ARM] Implement support for ACLE Coprocessor MCR and MRC intrinsicsAndre Vieira7-0/+115
2017-01-06[ARM] Implement support for ACLE Coprocessor LDC and STC intrinsicsAndre Vieira9-0/+210
2017-01-06[ARM] Implement support for ACLE Coprocessor CDP intrinsicsAndre Vieira11-24/+131
2017-01-06[ARM] Move CRC builtins to refactored frameworkAndre Vieira2-69/+110
2017-01-06[ARM] Refactor NEON builtin framework to work for other builtinsAndre Vieira1-57/+72
2017-01-01Update copyright years.Jakub Jelinek105-107/+107
generated by cgit v1.1 at 2025-02-11 03:21:19 +0000