aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/arm/arm_acle_builtins.def
AgeCommit message (Expand)AuthorFilesLines
2020-01-01Update copyright years.Jakub Jelinek1-1/+1
2019-11-07[arm][6/X] Add support for __[us]sat16 intrinsicsKyrylo Tkachov1-0/+3
2019-11-07[arm][5/X] Implement Q-bit-setting SIMD32 intrinsicsKyrylo Tkachov1-0/+7
2019-11-07[arm][4/X] Add initial support for GE-setting SIMD32 intrinsicsKyrylo Tkachov1-0/+16
2019-11-07[arm][3/X] Implement __smla* intrinsics (Q-setting)Kyrylo Tkachov1-0/+5
2019-11-07[arm][2/X] Implement __qadd, __qsub, __qdbl intrinsicsKyrylo Tkachov1-0/+2
2019-11-07[arm][1/X] Add initial support for saturation intrinsicsKyrylo Tkachov1-0/+5
2019-09-26[arm] Implement DImode SIMD32 intrinsicsKyrylo Tkachov1-0/+4
2019-09-26[arm] Implement non-GE-setting SIMD32 intrinsicsKyrylo Tkachov1-0/+33
2019-01-01Update copyright years.Jakub Jelinek1-1/+1
2018-01-03Update copyright years.Jakub Jelinek1-1/+1
2017-01-26update-copyright.py: Add libhsail-rt to self.default_dirs and call self.add_d...Jakub Jelinek1-1/+1
2017-01-06[ARM] Implement support for ACLE Coprocessor MCRR and MRRC intrinsicsAndre Vieira1-0/+4
2017-01-06[ARM] Implement support for ACLE Coprocessor MCR and MRC intrinsicsAndre Vieira1-0/+4
2017-01-06[ARM] Implement support for ACLE Coprocessor LDC and STC intrinsicsAndre Vieira1-0/+8
2017-01-06[ARM] Implement support for ACLE Coprocessor CDP intrinsicsAndre Vieira1-0/+2
2017-01-06[ARM] Move CRC builtins to refactored frameworkAndre Vieira1-0/+26
generated by cgit v1.1 at 2025-02-26 06:01:28 +0000