aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/aarch64/aarch64-protos.h
AgeCommit message (Expand)AuthorFilesLines
2023-09-29aarch64: Improve on ldp-stp policies code structure.Manos Anagnostakis1-23/+2
2023-09-28AArch64: Fix memmove operand corruption [PR111121]Wilco Dijkstra1-0/+1
2023-09-27aarch64: Fine-grained policies to control ldp-stp formationManos Anagnostakis1-0/+25
2023-06-26aarch64: Clean up some rounding immediate predicatesKyrylo Tkachov1-1/+1
2023-06-06aarch64: Improve representation of ADDLV instructionsKyrylo Tkachov1-0/+2
2023-05-30stor-layout, aarch64: Express SRA intrinsics with RTL codesKyrylo Tkachov1-0/+2
2023-05-09aarch64: Improve register allocation for lane instructionsRichard Sandiford1-0/+2
2023-05-07Fix aarch64/109762: push_options/push_options does not work sometimesAndrew Pinski1-2/+2
2023-04-21PR target/108779 aarch64: Implement -mtp= optionKyrylo Tkachov1-0/+1
2023-03-28aarch64: Restore vectorisation of vld1 inputs [PR109072]Richard Sandiford1-0/+1
2023-02-08aarch64: Fix return_address_sign_ab_exception.C regressionAndrea Corallo1-2/+0
2023-01-23[PATCH 11/15] aarch64: Make bti pass generic so it can be used by the arm bac...Andrea Corallo1-1/+0
2023-01-23[PATCH 1/15] arm: Make mbranch-protection opts parsing common to AArch32/64Andrea Corallo1-15/+6
2023-01-16Update copyright years.Jakub Jelinek1-1/+1
2022-12-08AArch64: Add UNSPECV_PATCHABLE_AREA [PR98776]Sebastian Pop1-0/+2
2022-12-06AArch64: Cleanup move immediate codeWilco Dijkstra1-3/+4
2022-11-24AArch64: Add fma_reassoc_width [PR107413]Wilco Dijkstra1-0/+1
2022-10-27aarch64: Reinstate some uses of CONSTEXPRRichard Sandiford1-3/+3
2022-09-29aarch64: Tweak handling of -mgeneral-regs-onlyRichard Sandiford1-1/+4
2022-09-29aarch64: Make more use of aarch64_feature_flagsRichard Sandiford1-2/+3
2022-09-05aarch64: Remove lazy SIMD builtin initialisationRichard Sandiford1-1/+0
2022-09-05rename DBX_REGISTER_NUMBER to DEBUGGER_REGNOMartin Liska1-1/+1
2022-09-02d: Fix #error You must define PREFERRED_DEBUGGING_TYPE if DWARF is not supportedIain Buclaw1-4/+0
2022-07-12Add internal functions for iround etc. [PR106253]Richard Sandiford1-1/+0
2022-06-01AArch64: Cleanup option processing codeWilco Dijkstra1-8/+0
2022-05-13[AArch64] add barriers to ool __sync builtinsSebastian Pop1-1/+1
2022-04-07AArch64: fix ls64 intrinsics expansion [PR104409]Tamar Christina1-0/+1
2022-04-05aarch64: Fix -fpack-struct + <arm_neon.h> [PR103147]Richard Sandiford1-0/+13
2022-03-22aarch64: Update reg-costs to differentiate between memmove costsAndre Vieira1-1/+14
2022-02-15aarch64: Fix subs_compare_2.c regression [PR100874]Richard Sandiford1-0/+1
2022-02-09aarch64: Add a general vec_concat expanderRichard Sandiford1-2/+0
2022-02-09aarch64: Generalise adjacency check for load_pair_lanesRichard Sandiford1-0/+1
2022-01-17Change references of .c files to .cc filesMartin Liska1-2/+2
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-12-02AArch64: Optimize right shift rounding narrowingTamar Christina1-0/+1
2021-11-04aarch64: Move Neon vector-tuple type declaration into the compilerJonathan Wright1-0/+2
2021-10-20[Patch][GCC][AArch64] - Lower store and load neon builtins to gimpleAndre Simoes Dias Vieira1-1/+2
2021-08-03aarch64: Add gather_load_xNN_cost tuning fieldsRichard Sandiford1-0/+9
2021-08-03aarch64: Turn sve_width tuning field into a bitmaskRichard Sandiford1-4/+4
2021-04-14d: Add TARGET_D_REGISTER_CPU_TARGET_INFOIain Buclaw1-0/+1
2021-03-26aarch64: Add costs for LD[34] and ST[34] postincrementsRichard Sandiford1-0/+2
2021-03-26aarch64: Take issue rate into account for vector loop costsRichard Sandiford1-10/+168
2021-03-26aarch64: Add costs for one element of a scatter storeRichard Sandiford1-2/+7
2021-03-26aarch64: Add costs for storing one element of a vectorRichard Sandiford1-0/+4
2021-03-26aarch64: Add costs for LD[234]/ST[234] permutesRichard Sandiford1-0/+7
2021-03-26aarch64: Add vector costs for SVE CLAST[AB] and FADDARichard Sandiford1-1/+27
2021-03-26aarch64: Add reduction costs to simd_vec_costsRichard Sandiford1-16/+40
2021-01-15aarch64: Add a minipass for fusing CC insns [PR88836]Richard Sandiford1-0/+1
2021-01-04Update copyright years.Jakub Jelinek1-1/+1
2020-12-09aarch64: Add CPU-specific SVE vector costs structKyrylo Tkachov1-16/+25
generated by cgit v1.1 at 2025-01-30 18:04:47 +0000