aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/aarch64/aarch64-protos.h
AgeCommit message (Expand)AuthorFilesLines
5 daysaarch64: Remove old aarch64_expand_sve_vec_cmp_float codeRichard Sandiford1-1/+1
2025-01-24aarch64: Refactor aarch64_rewrite_mcpuAndrew Carlotti1-1/+0
2025-01-24aarch64: Rewrite architecture strings for assemblerAndrew Carlotti1-0/+2
2025-01-24aarch64: Move arch/cpu parsing to aarch64-common.ccAndrew Carlotti1-2/+18
2025-01-07AArch64: Block combine_and_move from creating FP literal loadsWilco Dijkstra1-0/+1
2025-01-02Update copyright years.Jakub Jelinek1-1/+1
2024-12-30aarch64: Add mf8 data movement intrinsicsRichard Sandiford1-0/+2
2024-12-20AArch64: Implement vector concat of partial SVE vectors [PR96342]Tamar Christina1-0/+1
2024-12-20AArch64: Add SVE support for simd clones [PR96342]Tamar Christina1-0/+2
2024-12-11aarch64: Use SVE ASRD instruction with Neon modes.Soumya AR1-0/+1
2024-12-10AArch64: Cleanup alignment macrosWilco Dijkstra1-0/+3
2024-12-10aarch64: Remove vcond{,u} optabsRichard Sandiford1-1/+0
2024-12-09aarch64: Implement new expander for efficient CRC computation.Mariam Arutunian1-0/+3
2024-12-03aarch64: Split out aarch64_v64_modeRichard Sandiford1-1/+2
2024-12-03aarch64: Move some diagnostic functions to aarch64.ccRichard Sandiford1-0/+12
2024-11-14aarch64: Introduce indirect_return attributeSzabolcs Nagy1-1/+1
2024-11-14aarch64: Add -mbranch-protection=gcs optionSzabolcs Nagy1-0/+2
2024-11-13aarch64: Relax add_overloaded_function assertRichard Sandiford1-0/+13
2024-11-11aarch64: Add svboolx4_tRichard Sandiford1-1/+1
2024-11-04aarch64: remove falkor-tag-collision-avoidance passAndrew Pinski1-1/+0
2024-11-04aarch64: Optimize vector rotates as vector permutes where possibleKyrylo Tkachov1-0/+1
2024-10-31aarch64: Record separate streaming and non-streaming ISA requirementsRichard Sandiford1-1/+86
2024-10-25gcc: Remove trailing whitespaceJakub Jelinek1-1/+1
2024-10-23aarch64: Improve scalar mode popcount expansion by using SVE [PR113860]Pengxuan Zheng1-0/+1
2024-10-23AArch64: Add support for SIMD xor immediate (3/3)Wilco Dijkstra1-0/+2
2024-10-23AArch64: Improve SIMD immediate generation (1/3)Wilco Dijkstra1-14/+7
2024-08-19aarch64: Move check_required_extensionsAndrew Carlotti1-0/+2
2024-08-06AArch64: take gather/scatter decode overhead into accountTamar Christina1-0/+10
2024-07-24aarch64: Introduce aarch64_isa_mode typeAndrew Carlotti1-2/+2
2024-06-25Move mingw_* declarations to the mingw folderEvgeny Karpov1-5/+0
2024-05-07aarch64: Add Cygwin and MinGW environments for AArch64Zac Walker1-0/+5
2024-04-09aarch64: Fix ACLE SME streaming mode error in neon-sve-bridgeRichard Ball1-3/+3
2024-02-20aarch64: Fix streaming-compatible code with -mtrack-speculation [PR113805]Richard Sandiford1-0/+1
2024-01-30aarch64: fix handling of reversed mem ops in ldp/stp policy modelManos Anagnostakis1-1/+1
2024-01-12aarch64: Rework uxtl->zip optimisation [PR113196]Richard Sandiford1-0/+1
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-12-15aarch64: Add new load/store pair fusion pass.Alex Coplan1-0/+1
2023-12-15aarch64: Rewrite non-writeback ldp/stp patternsAlex Coplan1-1/+4
2023-12-15aarch64: Generalize writeback ldp/stp patternsAlex Coplan1-0/+1
2023-12-15aarch64: Fix up aarch64_print_operand xzr/wzr caseAlex Coplan1-0/+1
2023-12-15AArch64: Add inline memmove expansionWilco Dijkstra1-1/+1
2023-12-13aarch64: SVE/NEON Bridging intrinsicsRichard Ball1-0/+1
2023-12-10aarch64: Fix invalid subregs for BE svread/write_zaRichard Sandiford1-0/+1
2023-12-07aarch64: Add an early RA for strided registersRichard Sandiford1-0/+2
2023-12-06aarch64: Implement 128-bit extension to ACLE sysreg r/w builtinsVictor Do Nascimento1-1/+1
2023-12-06aarch64: Add front-end argument type checking for target builtinsVictor Do Nascimento1-0/+4
2023-12-06aarch64: Implement system register validation toolsVictor Do Nascimento1-0/+2
2023-12-05aarch64: Add svboolx2_tRichard Sandiford1-0/+1
2023-12-05aarch64: Add support for <arm_sme.h>Richard Sandiford1-1/+7
2023-12-05aarch64: Add support for SME ZA attributesRichard Sandiford1-0/+5
generated by cgit v1.1 at 2025-02-25 18:07:56 +0000