aboutsummaryrefslogtreecommitdiff
path: root/gcc/combine.c
AgeCommit message (Expand)AuthorFilesLines
2015-10-20[PATCH] Move RTL printing code from sched-vis.c into print-rtl.cJeff Law1-0/+1
2015-08-19remove more useless typedefsTrevor Saunders1-2/+2
2015-08-08re PR rtl-optimization/67028 (combine bug. Different assumptions about subreg...Segher Boessenkool1-7/+12
2015-07-31Use lowpart_subreg instead of simplify_gen_subregAnatoly Sokolov1-3/+1
2015-07-23[combine][obvious] Use std::swap in try_combineKyrylo Tkachov1-3/+3
2015-07-20[PATCH][combine][1/2] Try to simplify before substitutingKyrylo Tkachov1-45/+45
2015-07-13Fix double word typos.Aldy Hernandez1-1/+1
2015-07-10bb-reorder.c: Don't include obstack.h if backend.h is included.Andrew Macleod1-1/+0
2015-07-10gimple-predict.h: New file.Andrew MacLeod1-0/+1
2015-07-09always define WORD_REGISTER_OPERATIONSTrevor Saunders1-10/+7
2015-07-09reduce conditional compilation based on AUTO_INC_DECTrevor Saunders1-40/+33
2015-07-09always define AUTO_INC_DECTrevor Saunders1-5/+5
2015-07-09use #if for HARD_FRAME_POINTER_IS_FRAME_POINTER lessTrevor Saunders1-9/+6
2015-07-09always define SHORT_IMMEDIATES_SIGN_EXTENDTrevor Saunders1-11/+10
2015-07-09remove #if for HAVE_cc0 in combine.cTrevor Saunders1-35/+27
2015-07-09reduce conditional compilation for LOAD_EXTEND_OPTrevor Saunders1-4/+4
2015-07-08target.def (rtx_costs): Remove "code" param, add "mode".Alan Modra1-13/+14
2015-07-08tree-core.h: Include symtab.h.Andrew MacLeod1-10/+3
2015-07-02re PR rtl-optimization/66706 (Redundant bitmask instruction on x >> (n & 32))Segher Boessenkool1-0/+9
2015-06-25function.h (ipa_opt_pass, [...]): Move forward declarations.Andrew MacLeod1-2/+0
2015-06-22Use std::swap instead of manual swaps.Mikhail Maltsev1-5/+1
2015-06-17coretypes.h: Include input.h and as-a.h.Andrew MacLeod1-2/+0
2015-06-08coretypes.h: Include hash-table.h and hash-set.h for host files.Andrew MacLeod1-6/+0
2015-06-06Promote types of rtl expressions to rtx_insn in gen_split and gen_peephole2Mikhail Maltsev1-1/+1
2015-06-04coretypes.h: Include machmode.h...Andrew MacLeod1-5/+0
2015-05-26combine.c (find_split_point): Verify that the shift count is a constant when...Jeff Law1-1/+2
2015-05-24always define HAVE_lo_sumTrevor Saunders1-7/+3
2015-05-22combine.c (try_combine): Canonicalize (plus (mult X pow2) Y) into (plus (ashi...Jeff Law1-0/+15
2015-05-22remove #if HAVE_conditional_moveTrevor Saunders1-3/+2
2015-05-22always define HAVE_conditional_moveTrevor Saunders1-1/+1
2015-05-22don't compare ARG_FRAME_POINTER_REGNUM and FRAME_POINTER_REGNUM with the prep...Trevor Saunders1-11/+7
2015-05-21combine.c (find_split_point): Handle ASHIFT like MULT to encourage multiply-a...Jeff Law1-1/+3
2015-05-19regs.h (END_HARD_REGNO): Delete.Richard Sandiford1-4/+4
2015-05-19rtl.h (REG_NREGS): New macroRichard Sandiford1-7/+5
2015-05-13combine.c (simplify_set): When generating a CC set...Segher Boessenkool1-10/+6
2015-05-12combine.c (recog_for_combine_1): New function, factored out from recog_for_co...Segher Boessenkool1-13/+107
2015-05-12combine.c (get_undo_marker): New function.Segher Boessenkool1-4/+22
2015-05-12combine.c i (set_nonzero_bits_and_sign_copies): Split code updating rsp->sign...Thomas Preud'homme1-16/+46
2015-05-09rtx_insn * in combine.cTrevor Saunders1-1/+1
2015-05-07rtl.h (always_void_p): New function.Richard Sandiford1-19/+17
2015-05-07combine.c (make_compound_operation): Remove checks for PLUS/MINUS rtx type.Venkataramanan Kumar1-5/+2
2015-04-27[combine][obvious] Use std::swap instead of manually swappingKyrylo Tkachov1-6/+8
2015-04-27combine.c (sign_extend_short_imm): New.Thomas Preud'homme1-28/+25
2015-04-22re PR rtl-optimization/64818 (User specified register don't work correctly in...Hale Wang1-0/+9
2015-04-22remove more ifdefs for HAVE_cc0Trevor Saunders1-33/+21
2015-04-22make some HAVE_cc0 code always compiledTrevor Saunders1-8/+2
2015-04-22always define HAVE_cc0Trevor Saunders1-18/+18
2015-04-22remove more ifdef HAVE_cc0Trevor Saunders1-6/+0
2015-04-09re PR rtl-optimization/65693 (ICE in assign_by_spills, at lra-assigns.c:1419)Segher Boessenkool1-1/+1
2015-04-09re PR rtl-optimization/65693 (ICE in assign_by_spills, at lra-assigns.c:1419)Segher Boessenkool1-10/+5
generated by cgit v1.1 at 2024-07-18 12:27:11 +0000