aboutsummaryrefslogtreecommitdiff
path: root/gcc/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2014-01-27re PR bootstrap/59934 (Bootstrap fail since r206941: expmed.h:252:33: error: ...Jakub Jelinek1-0/+7
2014-01-27[ARM] fix big.LITTLE spec rewritingJames Greenhalgh1-0/+7
2014-01-27[PATCH - obvious] Remove unused create_gimple_tmp declarationJames Greenhalgh1-0/+4
2014-01-27sh-mem.cc (sh_expand_cmpnstr): Fix remaining bytes after words comparisons.Christian Bruel1-3/+8
2014-01-26pa.md (call): Generate indirect long calls to non-local functions when output...John David Anglin1-0/+4
2014-01-26pa.c (pa_attr_length_indirect_call): Adjust length of portable runtime and PI...John David Anglin1-0/+8
2014-01-25sync.md (atomic_fetch_sub): Fix negation and avoid clobbering a live register.Walter Lee1-0/+5
2014-01-25tilegx-c.c (tilegx_cpu_cpp_builtins): Define __GCC_HAVE_SYNC_COMPARE_AND_SWAP...Walter Lee1-0/+7
2014-01-25tilegx.c (tilegx_function_arg): Start 16-byte arguments on even registers.Walter Lee1-0/+10
2014-01-25tilegx.c (tilegx_gen_bundles): Delete barrier insns after bundles have been f...Walter Lee1-0/+7
2014-01-25tilegx.c (tilegx_expand_builtin): Set PREFETCH_SCHEDULE_BARRIER_P to true for...Walter Lee1-1/+7
2014-01-25constraints.md (kl): Delete.Richard Sandiford1-0/+10
2014-01-25tilepro.md (ctzdi2): Use register_operand predicate.Walter Lee1-0/+7
2014-01-25tilegx.c (tilegx_expand_to_rtl_hook): New.Walter Lee1-0/+5
2014-01-25rtlanal.c (canonicalize_condition): Split out duplicated mode check.Richard Sandiford1-0/+5
2014-01-25print-rtl.c (in_call_function_usage): New var.Jakub Jelinek1-0/+4
2014-01-25re PR middle-end/59561 (warning: iteration 4 invokes undefined behavior)Jakub Jelinek1-0/+7
2014-01-24Replace flag_enable_cilkplus with flag_cilkplus.Balaji V. Iyer1-0/+15
2014-01-24rs6000.c (rs6000_expand_vec_perm_const_1): Remove correction for little endia...Bill Schmidt1-0/+7
2014-01-24re PR tree-optimization/59919 (ICE in process_assert_insertions_for, at tree-...Jeff Law1-0/+6
2014-01-24[AArch64] fix big.LITTLE spec rewritingJames Greenhalgh1-0/+7
2014-01-24Avoid crashing when an input file could not be openedDodji Seketeli1-0/+5
2014-01-23Get stack adjustment from push operand in pushsf splitterH.J. Lu1-0/+6
2014-01-24re PR target/59909 (Quad memory bootstrap issues on little endian powerpc64 p...Michael Meissner1-0/+50
2014-01-23re PR rtl-optimization/59915 (LRA ICE - Repeated looping over subreg reloads ...Vladimir Makarov1-0/+6
2014-01-23rs6000.c (rs6000_option_override_internal): Don't force flag_ira_loop_pressur...Pat Haugen1-0/+5
2014-01-23[PATCH][AArch64] Vector shift by 64 fixAlex Velenko1-0/+10
2014-01-23msp430.h (ASM_SPEC): Pass the -mcpu as -mcpu.Nick Clifton1-0/+8
2014-01-23[AArch64_BE 4/4] Big-Endian lane numbering fixJames Greenhalgh1-0/+57
2014-01-23[AArch64_BE 3/4] Big-Endian lane numbering fixJames Greenhalgh1-0/+26
2014-01-23[AArch64_BE 2/4] Big-Endian lane numbering fixAlex Velenko1-0/+10
2014-01-23[AArch64_BE 1/4] Big-Endian lane numbering fixAlex Velenko1-0/+10
2014-01-23microblaze.md: Add trap insn and attributeDavid Holsgrove1-0/+4
2014-01-23avx512fintrin.h (_mm512_kmov): New.Kirill Yukhin1-0/+9
2014-01-23PR preprocessor/58580 - preprocessor goes OOM with warning for zero literalsDodji Seketeli1-0/+30
2014-01-23avx512fintrin.h (_mm512_loadu_si512): Rename.Kirill Yukhin1-0/+5
2014-01-23re PR target/52125 (Problems with LO16 asm operands on MIPS)Richard Sandiford1-0/+8
2014-01-23microblaze.md: Correct bswaphi2 insn.David Holsgrove1-0/+4
2014-01-23x86-tune.def (X86_TUNE_ACCUMULATE_OUTGOING_ARGS): Enable for generic and rece...Jan Hubicka1-0/+5
2014-01-22combine-stack-adj.c (combine_stack_adjustments_for_block): Remove ARG_SIZE no...Jan Hubicka1-0/+5
2014-01-22re PR tree-optimization/59597 (Performance degradation on Coremark after r205...Jeff Law1-0/+11
2014-01-22re PR rtl-optimization/59477 (ICE: in assign_by_spills, at lra-assigns.c:1281...Vladimir Makarov1-0/+7
2014-01-22i386-interix.h (i386_pe_unique_section): Don't use PARAMS.Tom Tromey1-0/+6
2014-01-21re PR rtl-optimization/59896 (Bootstrap: Thumb-1 LRA unable to generate reloa...Vladimir Makarov1-0/+6
2014-01-21mips.c (mips_move_to_gpr_cost): Add M16_REGS case.Richard Sandiford1-0/+5
2014-01-21re PR rtl-optimization/59858 (ICE: assign_by_spills, at lra-assigns.c:1283)Vladimir Makarov1-0/+7
2014-01-21re PR target/59003 (profiledbootstrap miscompiles gcc during stagefeedback --...Jakub Jelinek1-0/+8
2014-01-21Fix ChangeLog entry, moving it from top-level ChangeLog toIan Lance Taylor1-0/+4
2014-01-20rl78.c (rl78_propogate_register_origins): Verify that CLOBBERs are REGs befor...DJ Delorie1-0/+5
2014-01-20Add type to DEFCIFCODE to describe the inline failureH.J. Lu1-0/+24
generated by cgit v1.1 at 2024-08-18 19:03:22 +0000