aboutsummaryrefslogtreecommitdiff
path: root/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c
diff options
context:
space:
mode:
Diffstat (limited to 'gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c')
-rw-r--r--gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c
index a1cccc2..5999b12 100644
--- a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c
+++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vqshl.c
@@ -429,7 +429,7 @@ FNNAME (INSN)
/* Choose init value arbitrarily, will be used as shift amount */
/* Use values equal or one-less-than the type width to check
- behaviour on limits. */
+ behavior on limits. */
/* 64-bits vectors first. */
/* Shift 8-bits lanes by 7... */