aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorKyrylo Tkachov <kyrylo.tkachov@arm.com>2015-12-22 10:42:47 +0000
committerKyrylo Tkachov <ktkachov@gcc.gnu.org>2015-12-22 10:42:47 +0000
commitdda5c83188f8a345990dfc6577b348a0240ba440 (patch)
treecb8b4becdcc2d8e585957e830aac41f403c8d6be /gcc
parent18fccdb440fff68ec10ec448261efaa3cd1d01d7 (diff)
downloadgcc-dda5c83188f8a345990dfc6577b348a0240ba440.zip
gcc-dda5c83188f8a345990dfc6577b348a0240ba440.tar.gz
gcc-dda5c83188f8a345990dfc6577b348a0240ba440.tar.bz2
[combine] Check WORD_REGISTER_OPERATIONS normally rather than through preprocessor
* combine.c (simplify_comparison): Convert preprocessor check of WORD_REGISTER_OPERATIONS into runtime check. From-SVN: r231899
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/combine.c5
2 files changed, 7 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index da6b923..b314c1a 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+2015-12-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
+
+ * combine.c (simplify_comparison): Convert preprocessor check of
+ WORD_REGISTER_OPERATIONS into runtime check.
+
2015-12-22 Eric Botcazou <ebotcazou@adacore.com>
PR debug/60756
diff --git a/gcc/combine.c b/gcc/combine.c
index 317a4b0..a29ae7b 100644
--- a/gcc/combine.c
+++ b/gcc/combine.c
@@ -11437,10 +11437,10 @@ simplify_comparison (enum rtx_code code, rtx *pop0, rtx *pop1)
/* Try a few ways of applying the same transformation to both operands. */
while (1)
{
-#if !WORD_REGISTER_OPERATIONS
/* The test below this one won't handle SIGN_EXTENDs on these machines,
so check specially. */
- if (code != GTU && code != GEU && code != LTU && code != LEU
+ if (!WORD_REGISTER_OPERATIONS
+ && code != GTU && code != GEU && code != LTU && code != LEU
&& GET_CODE (op0) == ASHIFTRT && GET_CODE (op1) == ASHIFTRT
&& GET_CODE (XEXP (op0, 0)) == ASHIFT
&& GET_CODE (XEXP (op1, 0)) == ASHIFT
@@ -11460,7 +11460,6 @@ simplify_comparison (enum rtx_code code, rtx *pop0, rtx *pop1)
op0 = SUBREG_REG (XEXP (XEXP (op0, 0), 0));
op1 = SUBREG_REG (XEXP (XEXP (op1, 0), 0));
}
-#endif
/* If both operands are the same constant shift, see if we can ignore the
shift. We can if the shift is a rotate or if the bits shifted out of