diff options
author | Claudiu Zissulescu <claziss@synopsys.com> | 2021-11-16 11:41:16 +0200 |
---|---|---|
committer | Claudiu Zissulescu <claziss@synopsys.com> | 2021-11-16 11:58:24 +0200 |
commit | d699f03720fce57b319276226ac4a463a8538e9f (patch) | |
tree | e13757158c57d952846b2ba68fafef150f35e0b2 /gcc | |
parent | 23125fab7b16f1aa61dfec69092786dc6d215732 (diff) | |
download | gcc-d699f03720fce57b319276226ac4a463a8538e9f.zip gcc-d699f03720fce57b319276226ac4a463a8538e9f.tar.gz gcc-d699f03720fce57b319276226ac4a463a8538e9f.tar.bz2 |
arc: Update arc specific tests
Update assembly output test pattern. Take into consideration also for
which platform we do execute the test (baremetal or linux).
gcc/testsuite/ChangeLog:
* gcc.target/arc/add_n-combine.c: Update test patterns.
* gcc.target/arc/builtin_eh.c: Update test for linux platforms.
* gcc.target/arc/mul64-1.c: Disable this test while running on
linux.
* gcc.target/arc/tls-gd.c: Update matching patterns.
* gcc.target/arc/tls-ie.c: Likewise.
* gcc.target/arc/tls-ld.c: Likewise.
* gcc.target/arc/uncached-8.c: Likewise.
Signed-off-by: Claudiu Zissulescu <claziss@synopsys.com>
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/testsuite/gcc.target/arc/add_n-combine.c | 4 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/builtin_eh.c | 3 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/mul64-1.c | 2 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/tls-gd.c | 4 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/tls-ie.c | 4 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/tls-ld.c | 6 | ||||
-rw-r--r-- | gcc/testsuite/gcc.target/arc/uncached-8.c | 5 |
7 files changed, 15 insertions, 13 deletions
diff --git a/gcc/testsuite/gcc.target/arc/add_n-combine.c b/gcc/testsuite/gcc.target/arc/add_n-combine.c index bc400df..84e261e 100644 --- a/gcc/testsuite/gcc.target/arc/add_n-combine.c +++ b/gcc/testsuite/gcc.target/arc/add_n-combine.c @@ -45,6 +45,6 @@ void f() { a(at3.bn[bu]); } -/* { dg-final { scan-assembler "add1" } } */ -/* { dg-final { scan-assembler "add2" } } */ +/* { dg-final { scan-assembler "@at1\\+1" } } */ +/* { dg-final { scan-assembler "@at2\\+2" } } */ /* { dg-final { scan-assembler "add3" } } */ diff --git a/gcc/testsuite/gcc.target/arc/builtin_eh.c b/gcc/testsuite/gcc.target/arc/builtin_eh.c index 717a54b..83f4f1d 100644 --- a/gcc/testsuite/gcc.target/arc/builtin_eh.c +++ b/gcc/testsuite/gcc.target/arc/builtin_eh.c @@ -19,4 +19,5 @@ foo (int x) /* { dg-final { scan-assembler "r13" } } */ /* { dg-final { scan-assembler "r0" } } */ /* { dg-final { scan-assembler "fp" } } */ -/* { dg-final { scan-assembler "fp,64" } } */ +/* { dg-final { scan-assembler "fp,64" { target { *-elf32-* } } } } */ +/* { dg-final { scan-assembler "fp,60" { target { *-linux-* } } } } */ diff --git a/gcc/testsuite/gcc.target/arc/mul64-1.c b/gcc/testsuite/gcc.target/arc/mul64-1.c index 2543fc3..1a351fe 100644 --- a/gcc/testsuite/gcc.target/arc/mul64-1.c +++ b/gcc/testsuite/gcc.target/arc/mul64-1.c @@ -1,5 +1,5 @@ /* { dg-do compile } */ -/* { dg-skip-if "MUL64 is ARC600 extension." { ! { clmcpu } } } */ +/* { dg-skip-if "MUL64 is ARC600 extension." { { ! { clmcpu } } || *-linux-* } } */ /* { dg-options "-O2 -mmul64 -mbig-endian -mcpu=arc600" } */ /* Check if mlo/mhi registers are correctly layout when we compile for diff --git a/gcc/testsuite/gcc.target/arc/tls-gd.c b/gcc/testsuite/gcc.target/arc/tls-gd.c index aa1b542..d02af95 100644 --- a/gcc/testsuite/gcc.target/arc/tls-gd.c +++ b/gcc/testsuite/gcc.target/arc/tls-gd.c @@ -13,5 +13,5 @@ int *ae2 (void) return &e2; } -/* { dg-final { scan-assembler "add r0,pcl,@e2@tlsgd" } } */ -/* { dg-final { scan-assembler "bl @__tls_get_addr@plt" } } */ +/* { dg-final { scan-assembler "add\\s+r0,pcl,@e2@tlsgd" } } */ +/* { dg-final { scan-assembler "bl\\s+@__tls_get_addr@plt" } } */ diff --git a/gcc/testsuite/gcc.target/arc/tls-ie.c b/gcc/testsuite/gcc.target/arc/tls-ie.c index 0c981cf..f4ad635 100644 --- a/gcc/testsuite/gcc.target/arc/tls-ie.c +++ b/gcc/testsuite/gcc.target/arc/tls-ie.c @@ -13,5 +13,5 @@ int *ae2 (void) return &e2; } -/* { dg-final { scan-assembler "ld r0,\\\[pcl,@e2@tlsie\\\]" } } */ -/* { dg-final { scan-assembler "add_s r0,r0,r25" } } */ +/* { dg-final { scan-assembler "ld\\s+r0,\\\[pcl,@e2@tlsie\\\]" } } */ +/* { dg-final { scan-assembler "add_s\\s+r0,r0,r25" } } */ diff --git a/gcc/testsuite/gcc.target/arc/tls-ld.c b/gcc/testsuite/gcc.target/arc/tls-ld.c index 351c3f0..68ab9bf 100644 --- a/gcc/testsuite/gcc.target/arc/tls-ld.c +++ b/gcc/testsuite/gcc.target/arc/tls-ld.c @@ -13,6 +13,6 @@ int *ae2 (void) return &e2; } -/* { dg-final { scan-assembler "add r0,pcl,@.tbss@tlsgd" } } */ -/* { dg-final { scan-assembler "bl @__tls_get_addr@plt" } } */ -/* { dg-final { scan-assembler "add_s r0,r0,@e2@dtpoff" } } */ +/* { dg-final { scan-assembler "add\\s+r0,pcl,@.tbss@tlsgd" } } */ +/* { dg-final { scan-assembler "bl\\s+@__tls_get_addr@plt" } } */ +/* { dg-final { scan-assembler "add_s\\s+r0,r0,@e2@dtpoff" } } */ diff --git a/gcc/testsuite/gcc.target/arc/uncached-8.c b/gcc/testsuite/gcc.target/arc/uncached-8.c index 060229b..b5ea235 100644 --- a/gcc/testsuite/gcc.target/arc/uncached-8.c +++ b/gcc/testsuite/gcc.target/arc/uncached-8.c @@ -29,5 +29,6 @@ void bar (void) x.c.b.a = 10; } -/* { dg-final { scan-assembler-times "st\.di" 1 } } */ -/* { dg-final { scan-assembler-times "st\.as\.di" 1 } } */ +/* { dg-final { scan-assembler-times "st\.di" 2 { target { *-linux-* } } } } */ +/* { dg-final { scan-assembler-times "st\.di" 1 { target { *-elf32-* } } } } */ +/* { dg-final { scan-assembler-times "st\.as\.di" 1 { target { *-elf32-* } } } } */ |