aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorliuhongt <hongtao.liu@intel.com>2024-02-28 11:17:10 +0800
committerliuhongt <hongtao.liu@intel.com>2024-05-30 14:35:22 +0800
commitb6c6d5abf0d31c936f50f8f9073c5e335b9e24b7 (patch)
tree15ce777d99e5f0f86bb8214d7546279bf9cdd3e5 /gcc
parentef27b91b62c3aa8841c02665dffa8914c742fd37 (diff)
downloadgcc-b6c6d5abf0d31c936f50f8f9073c5e335b9e24b7.zip
gcc-b6c6d5abf0d31c936f50f8f9073c5e335b9e24b7.tar.gz
gcc-b6c6d5abf0d31c936f50f8f9073c5e335b9e24b7.tar.bz2
Support vcond_mask_qiqi and friends.
gcc/ChangeLog: * config/i386/sse.md (vcond_mask_<mode><mode>): New expander. gcc/testsuite/ChangeLog: * gcc.target/i386/pr114125.c: New test.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/config/i386/sse.md20
-rw-r--r--gcc/testsuite/gcc.target/i386/pr114125.c10
2 files changed, 30 insertions, 0 deletions
diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md
index 0f4fbcb..7cd912e 100644
--- a/gcc/config/i386/sse.md
+++ b/gcc/config/i386/sse.md
@@ -4807,6 +4807,26 @@
DONE;
})
+(define_expand "vcond_mask_<mode><mode>"
+ [(match_operand:SWI1248_AVX512BW 0 "register_operand")
+ (match_operand:SWI1248_AVX512BW 1 "register_operand")
+ (match_operand:SWI1248_AVX512BW 2 "register_operand")
+ (match_operand:SWI1248_AVX512BW 3 "register_operand")]
+ "TARGET_AVX512F"
+{
+ /* (operand[1] & operand[3]) | (operand[2] & ~operand[3]) */
+ rtx op1 = gen_reg_rtx (<MODE>mode);
+ rtx op2 = gen_reg_rtx (<MODE>mode);
+ rtx op3 = gen_reg_rtx (<MODE>mode);
+
+ emit_insn (gen_and<mode>3 (op1, operands[1], operands[3]));
+ emit_insn (gen_one_cmpl<mode>2 (op3, operands[3]));
+ emit_insn (gen_and<mode>3 (op2, operands[2], op3));
+ emit_insn (gen_ior<mode>3 (operands[0], op1, op2));
+
+ DONE;
+})
+
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;; Parallel floating point logical operations
diff --git a/gcc/testsuite/gcc.target/i386/pr114125.c b/gcc/testsuite/gcc.target/i386/pr114125.c
new file mode 100644
index 0000000..e63fbff
--- /dev/null
+++ b/gcc/testsuite/gcc.target/i386/pr114125.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -march=x86-64-v4 -fdump-tree-forwprop3-raw " } */
+
+typedef long vec __attribute__((vector_size(16)));
+vec f(vec x){
+ vec y = x < 10;
+ return y & (y == 0);
+}
+
+/* { dg-final { scan-tree-dump-not "_expr" "forwprop3" } } */