aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorTsukasa OI <research_trasio@irq.a4lg.com>2023-08-29 02:41:44 +0000
committerTsukasa OI <research_trasio@irq.a4lg.com>2023-08-30 03:54:30 +0000
commita248e1cc860821b96a42be96478257c4964a7c2a (patch)
treefd1d1dfc0eecfdf350dd6bf49a518d73a09323fa /gcc
parent7accc6208befae77699a56f67a94da1e247ed069 (diff)
downloadgcc-a248e1cc860821b96a42be96478257c4964a7c2a.zip
gcc-a248e1cc860821b96a42be96478257c4964a7c2a.tar.gz
gcc-a248e1cc860821b96a42be96478257c4964a7c2a.tar.bz2
RISC-V: Make arch-24.c to test "success" case
arch-24.c and arch-25.c are exactly the same and redundant. The author suspects that the original author intended to test two base ISAs (RV32I and RV64I) so this commit changes arch-24.c to test that RV32I+Zcf does not cause any errors. gcc/testsuite/ChangeLog: * gcc.target/riscv/arch-24.c: Test RV32I+Zcf instead.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/gcc.target/riscv/arch-24.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/gcc/testsuite/gcc.target/riscv/arch-24.c b/gcc/testsuite/gcc.target/riscv/arch-24.c
index 3be4ade..af15c32 100644
--- a/gcc/testsuite/gcc.target/riscv/arch-24.c
+++ b/gcc/testsuite/gcc.target/riscv/arch-24.c
@@ -1,5 +1,3 @@
/* { dg-do compile } */
-/* { dg-options "-march=rv64i_zcf -mabi=lp64" } */
+/* { dg-options "-march=rv32i_zcf -mabi=ilp32" } */
int foo() {}
-/* { dg-error "'-march=rv64i_zcf': zcf extension supports in rv32 only" "" { target *-*-* } 0 } */
-/* { dg-error "'-march=rv64i_zca_zcf': zcf extension supports in rv32 only" "" { target *-*-* } 0 } */