aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorRobin Dapp <rdapp@ventanamicro.com>2024-12-12 11:46:32 +0100
committerRobin Dapp <rdapp@ventanamicro.com>2024-12-16 15:57:52 +0100
commit65c09538420ed820a24aac982a0299226b879d91 (patch)
tree3e6c0bb6c1e5d67da94ed137df6b7cf26a9de75b /gcc
parent99eef0cfa56573c32b9c0a1e43519ee4300ac63f (diff)
downloadgcc-65c09538420ed820a24aac982a0299226b879d91.zip
gcc-65c09538420ed820a24aac982a0299226b879d91.tar.gz
gcc-65c09538420ed820a24aac982a0299226b879d91.tar.bz2
docs: Fix [us]abd pattern name.
The uabd and sabd optab name is missing a 3 suffix (for its three arguments). This patch adds it. gcc/ChangeLog: * doc/md.texi: Add "3" suffix.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/doc/md.texi4
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/doc/md.texi b/gcc/doc/md.texi
index f0b63a1..523ce9b 100644
--- a/gcc/doc/md.texi
+++ b/gcc/doc/md.texi
@@ -6208,8 +6208,8 @@ Other shift and rotate instructions, analogous to the
Vector shift and rotate instructions that take vectors as operand 2
instead of a scalar type.
-@cindex @code{uabd@var{m}} instruction pattern
-@cindex @code{sabd@var{m}} instruction pattern
+@cindex @code{uabd@var{m}3} instruction pattern
+@cindex @code{sabd@var{m}3} instruction pattern
@item @samp{uabd@var{m}}, @samp{sabd@var{m}}
Signed and unsigned absolute difference instructions. These
instructions find the difference between operands 1 and 2