diff options
author | Segher Boessenkool <segher@kernel.crashing.org> | 2009-11-30 00:51:02 +0100 |
---|---|---|
committer | David Edelsohn <dje@gcc.gnu.org> | 2009-11-29 18:51:02 -0500 |
commit | 41557b08890521d2df2a9a15fa47281d31fc44ef (patch) | |
tree | 3b1c168c99fc15bc4d461f0eb315c71f85b6e944 /gcc | |
parent | 489df541a7b0fc6c5e543a1da3d97ab80a090ae1 (diff) | |
download | gcc-41557b08890521d2df2a9a15fa47281d31fc44ef.zip gcc-41557b08890521d2df2a9a15fa47281d31fc44ef.tar.gz gcc-41557b08890521d2df2a9a15fa47281d31fc44ef.tar.bz2 |
rs6000.md (fnmaddsf4_powerpc_1): Remove HONOR_SIGNED_ZEROS final condition.
2009-09-09 Segher Boessenkool <segher@kernel.crashing.org>
* config/rs6000/rs6000.md (fnmaddsf4_powerpc_1): Remove
HONOR_SIGNED_ZEROS final condition.
(fnmsubsf4_powerpc_1): Same.
(fnmadddf4_fpr_1): Same.
(fnmsubdf4_fpr_1): Same.
From-SVN: r154743
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/ChangeLog | 8 | ||||
-rw-r--r-- | gcc/config/rs6000/rs6000.md | 8 |
2 files changed, 12 insertions, 4 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 05712c0..63a1924 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,11 @@ +2009-09-09 Segher Boessenkool <segher@kernel.crashing.org> + + * config/rs6000/rs6000.md (fnmaddsf4_powerpc_1): Remove + HONOR_SIGNED_ZEROS final condition. + (fnmsubsf4_powerpc_1): Same. + (fnmadddf4_fpr_1): Same. + (fnmsubdf4_fpr_1): Same. + 2009-11-29 Ira Rosen <irar@il.ibm.com> PR tree-optimization/42193 diff --git a/gcc/config/rs6000/rs6000.md b/gcc/config/rs6000/rs6000.md index 7ff1b3c..0a7b0a5 100644 --- a/gcc/config/rs6000/rs6000.md +++ b/gcc/config/rs6000/rs6000.md @@ -5807,7 +5807,7 @@ (match_operand:SF 2 "gpc_reg_operand" "f")) (match_operand:SF 3 "gpc_reg_operand" "f"))))] "TARGET_POWERPC && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_FUSED_MADD - && TARGET_SINGLE_FLOAT && HONOR_SIGNED_ZEROS (SFmode)" + && TARGET_SINGLE_FLOAT" "fnmadds %0,%1,%2,%3" [(set_attr "type" "fp") (set_attr "fp_type" "fp_maddsub_s")]) @@ -5848,7 +5848,7 @@ (match_operand:SF 2 "gpc_reg_operand" "f")) (match_operand:SF 3 "gpc_reg_operand" "f"))))] "TARGET_POWERPC && TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_FUSED_MADD - && TARGET_SINGLE_FLOAT && HONOR_SIGNED_ZEROS (SFmode)" + && TARGET_SINGLE_FLOAT" "fnmsubs %0,%1,%2,%3" [(set_attr "type" "fp") (set_attr "fp_type" "fp_maddsub_s")]) @@ -6251,7 +6251,7 @@ (match_operand:DF 2 "gpc_reg_operand" "d")) (match_operand:DF 3 "gpc_reg_operand" "d"))))] "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_FUSED_MADD && TARGET_DOUBLE_FLOAT - && HONOR_SIGNED_ZEROS (DFmode) && VECTOR_UNIT_NONE_P (DFmode)" + && VECTOR_UNIT_NONE_P (DFmode)" "{fnma|fnmadd} %0,%1,%2,%3" [(set_attr "type" "dmul") (set_attr "fp_type" "fp_maddsub_d")]) @@ -6273,7 +6273,7 @@ (match_operand:DF 2 "gpc_reg_operand" "d")) (match_operand:DF 3 "gpc_reg_operand" "d"))))] "TARGET_HARD_FLOAT && TARGET_FPRS && TARGET_FUSED_MADD && TARGET_DOUBLE_FLOAT - && HONOR_SIGNED_ZEROS (DFmode) && VECTOR_UNIT_NONE_P (DFmode)" + && VECTOR_UNIT_NONE_P (DFmode)" "{fnms|fnmsub} %0,%1,%2,%3" [(set_attr "type" "dmul") (set_attr "fp_type" "fp_maddsub_d")]) |