aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorAndrew Bennett <andrew.bennett@imgtec.com>2016-01-29 13:54:53 +0000
committerAndrew Bennett <abennett@gcc.gnu.org>2016-01-29 13:54:53 +0000
commit401116b5a4bb707dd261b933c68807147f4158cf (patch)
tree1e764f4d0f16e221cd5c795f4ce6e2de9c57d398 /gcc
parent96db298a7164234d46ed60d82d9df8e31e8257b2 (diff)
downloadgcc-401116b5a4bb707dd261b933c68807147f4158cf.zip
gcc-401116b5a4bb707dd261b933c68807147f4158cf.tar.gz
gcc-401116b5a4bb707dd261b933c68807147f4158cf.tar.bz2
p5600-bonding.c (dg-options): Force the test to be always built for p5600.
testsuite/ 2016-01-29 Andrew Bennett <andrew.bennett@imgtec.com> * gcc.target/mips/p5600-bonding.c (dg-options): Force the test to be always built for p5600. * gcc.target/mips/mips.exp (mips-dg-options): Add support for the isa=p5600 dg-option. From-SVN: r232980
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/ChangeLog7
-rw-r--r--gcc/testsuite/gcc.target/mips/mips.exp7
-rw-r--r--gcc/testsuite/gcc.target/mips/p5600-bonding.c2
3 files changed, 15 insertions, 1 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 6b2ddbd..6a279eb 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,10 @@
+2016-01-29 Andrew Bennett <andrew.bennett@imgtec.com>
+
+ * gcc.target/mips/p5600-bonding.c (dg-options): Force the test to be
+ always built for p5600.
+ * gcc.target/mips/mips.exp (mips-dg-options): Add support for the
+ isa=p5600 dg-option.
+
2016-01-29 Richard Biener <rguenther@suse.de>
PR tree-optimization/69547
diff --git a/gcc/testsuite/gcc.target/mips/mips.exp b/gcc/testsuite/gcc.target/mips/mips.exp
index ff9c99a..3258105 100644
--- a/gcc/testsuite/gcc.target/mips/mips.exp
+++ b/gcc/testsuite/gcc.target/mips/mips.exp
@@ -142,6 +142,9 @@
# isa=loongson
# select a Loongson processor
#
+# isa=p5600
+# select a P5600 processor
+#
# addressing=absolute
# force absolute addresses to be used
#
@@ -1011,6 +1014,10 @@ proc mips-dg-options { args } {
if { ![regexp {^-march=loongson} $arch] } {
set arch "-march=loongson2f"
}
+ } elseif { [string equal $spec "isa=p5600"] } {
+ if { ![regexp {^-march=p5600} $arch] } {
+ set arch "-march=p5600"
+ }
} else {
if { ![regexp {^(isa(?:|_rev))(=|<=|>=)([0-9]*)$} \
$spec dummy prop relation value nocpus] } {
diff --git a/gcc/testsuite/gcc.target/mips/p5600-bonding.c b/gcc/testsuite/gcc.target/mips/p5600-bonding.c
index 0890ffa..0bc6d91 100644
--- a/gcc/testsuite/gcc.target/mips/p5600-bonding.c
+++ b/gcc/testsuite/gcc.target/mips/p5600-bonding.c
@@ -1,5 +1,5 @@
/* { dg-do compile } */
-/* { dg-options "-dp -mtune=p5600 -mno-micromips -mno-mips16" } */
+/* { dg-options "-dp isa=p5600 -mtune=p5600 -mno-micromips -mno-mips16" } */
/* { dg-skip-if "Bonding needs peephole optimization." { *-*-* } { "-O0" "-O1" } { "" } } */
typedef int VINT32 __attribute__ ((vector_size((16))));