aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorWalter Lee <walt@tilera.com>2014-01-25 20:14:59 +0000
committerWalter Lee <walt@gcc.gnu.org>2014-01-25 20:14:59 +0000
commit3abe9053ba83798e124f9efe9996e42a7d07a4e8 (patch)
treeca38791f7dfe04f6427df32a011aafcd401fc9f7 /gcc
parentb0e0fe413361321b2c2825541f251ce2bf798dd2 (diff)
downloadgcc-3abe9053ba83798e124f9efe9996e42a7d07a4e8.zip
gcc-3abe9053ba83798e124f9efe9996e42a7d07a4e8.tar.gz
gcc-3abe9053ba83798e124f9efe9996e42a7d07a4e8.tar.bz2
tilepro.md (ctzdi2): Use register_operand predicate.
2014-01-25 Walter Lee <walt@tilera.com> * config/tilepro/tilepro.md (ctzdi2): Use register_operand predicate. (clzdi2): Ditto. (ffsdi2): Ditto. From-SVN: r207078
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog7
-rw-r--r--gcc/config/tilepro/tilepro.md6
2 files changed, 10 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 5b9991d..cb0176d 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,5 +1,12 @@
2014-01-25 Walter Lee <walt@tilera.com>
+ * config/tilepro/tilepro.md (ctzdi2): Use register_operand
+ predicate.
+ (clzdi2): Ditto.
+ (ffsdi2): Ditto.
+
+2014-01-25 Walter Lee <walt@tilera.com>
+
* config/tilegx/tilegx.c (tilegx_expand_to_rtl_hook): New.
(TARGET_EXPAND_TO_RTL_HOOK): Define.
diff --git a/gcc/config/tilepro/tilepro.md b/gcc/config/tilepro/tilepro.md
index adf49ba..314dd90 100644
--- a/gcc/config/tilepro/tilepro.md
+++ b/gcc/config/tilepro/tilepro.md
@@ -795,7 +795,7 @@
(define_expand "ctzdi2"
[(set (match_operand:DI 0 "register_operand" "")
- (ctz:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
+ (ctz:DI (match_operand:DI 1 "register_operand" "")))]
""
{
rtx lo, hi, ctz_lo, ctz_hi, ctz_hi_plus_32, result;
@@ -823,7 +823,7 @@
(define_expand "clzdi2"
[(set (match_operand:DI 0 "register_operand" "")
- (clz:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
+ (clz:DI (match_operand:DI 1 "register_operand" "")))]
""
{
rtx lo, hi, clz_lo, clz_hi, clz_lo_plus_32, result;
@@ -851,7 +851,7 @@
(define_expand "ffsdi2"
[(set (match_operand:DI 0 "register_operand" "")
- (ffs:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
+ (ffs:DI (match_operand:DI 1 "register_operand" "")))]
""
{
rtx lo, hi, ctz_lo, ctz_hi, ctz_hi_plus_32, ctz, ctz_plus_1,ctz_cond;