diff options
author | Alexander Ivchenko <alexander.ivchenko@intel.com> | 2014-09-15 11:35:29 +0000 |
---|---|---|
committer | Kirill Yukhin <kyukhin@gcc.gnu.org> | 2014-09-15 11:35:29 +0000 |
commit | 28e9a294c7adb1a35e286d0e648d98b35d445277 (patch) | |
tree | 4a4eb6a7070073d35df62284b9d0686ef46c08ea /gcc | |
parent | 4564acc36fc9105aa6622601fa62bfa7cfff203b (diff) | |
download | gcc-28e9a294c7adb1a35e286d0e648d98b35d445277.zip gcc-28e9a294c7adb1a35e286d0e648d98b35d445277.tar.gz gcc-28e9a294c7adb1a35e286d0e648d98b35d445277.tar.bz2 |
AVX-512. Extend ashrv insn patterns.
gcc/
* config/i386/sse.md (define_mode_iterator VI248_AVX512BW_AVX512VL):
New.
(define_mode_iterator VI24_AVX512BW_1): Ditto.
(define_insn "<mask_codefor>ashr<mode>3<mask_name>"): Ditto.
(define_insn "<mask_codefor>ashrv2di3<mask_name>"): Ditto.
(define_insn "ashr<VI248_AVX512BW_AVX512VL:mode>3<mask_name>"): Enable
also for TARGET_AVX512VL.
(define_expand "ashrv2di3"): Update to enable TARGET_AVX512VL.
Co-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>
Co-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>
Co-Authored-By: Ilya Tocar <ilya.tocar@intel.com>
Co-Authored-By: Ilya Verbin <ilya.verbin@intel.com>
Co-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>
Co-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>
Co-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>
From-SVN: r215262
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/ChangeLog | 18 | ||||
-rw-r--r-- | gcc/config/i386/sse.md | 82 |
2 files changed, 79 insertions, 21 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 81cfcfd..920e98f 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,21 @@ +2014-09-15 Alexander Ivchenko <alexander.ivchenko@intel.com> + Maxim Kuznetsov <maxim.kuznetsov@intel.com> + Anna Tikhonova <anna.tikhonova@intel.com> + Ilya Tocar <ilya.tocar@intel.com> + Andrey Turetskiy <andrey.turetskiy@intel.com> + Ilya Verbin <ilya.verbin@intel.com> + Kirill Yukhin <kirill.yukhin@intel.com> + Michael Zolotukhin <michael.v.zolotukhin@intel.com> + + * config/i386/sse.md (define_mode_iterator VI248_AVX512BW_AVX512VL): + New. + (define_mode_iterator VI24_AVX512BW_1): Ditto. + (define_insn "<mask_codefor>ashr<mode>3<mask_name>"): Ditto. + (define_insn "<mask_codefor>ashrv2di3<mask_name>"): Ditto. + (define_insn "ashr<VI248_AVX512BW_AVX512VL:mode>3<mask_name>"): Enable + also for TARGET_AVX512VL. + (define_expand "ashrv2di3"): Update to enable TARGET_AVX512VL. + 2014-09-15 Markus Trippelsdorf <markus@trippelsdorf.de> * doc/install.texi (Options specification): add diff --git a/gcc/config/i386/sse.md b/gcc/config/i386/sse.md index 73bdd22..b5ded79 100644 --- a/gcc/config/i386/sse.md +++ b/gcc/config/i386/sse.md @@ -382,6 +382,15 @@ (V8SI "TARGET_AVX2") V4SI (V8DI "TARGET_AVX512F") (V4DI "TARGET_AVX2") V2DI]) +(define_mode_iterator VI248_AVX512BW_AVX512VL + [(V32HI "TARGET_AVX512BW") + (V4DI "TARGET_AVX512VL") V16SI V8DI]) + +;; Suppose TARGET_AVX512VL as baseline +(define_mode_iterator VI24_AVX512BW_1 + [(V16HI "TARGET_AVX512BW") (V8HI "TARGET_AVX512BW") + V8SI V4SI]) + (define_mode_iterator VI48_AVX512F [(V16SI "TARGET_AVX512F") V8SI V4SI (V8DI "TARGET_AVX512F") V4DI V2DI]) @@ -9282,12 +9291,40 @@ (set_attr "prefix" "orig,vex") (set_attr "mode" "<sseinsnmode>")]) +(define_insn "<mask_codefor>ashr<mode>3<mask_name>" + [(set (match_operand:VI24_AVX512BW_1 0 "register_operand" "=v,v") + (ashiftrt:VI24_AVX512BW_1 + (match_operand:VI24_AVX512BW_1 1 "nonimmediate_operand" "v,vm") + (match_operand:SI 2 "nonmemory_operand" "v,N")))] + "TARGET_AVX512VL" + "vpsra<ssemodesuffix>\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}" + [(set_attr "type" "sseishft") + (set (attr "length_immediate") + (if_then_else (match_operand 2 "const_int_operand") + (const_string "1") + (const_string "0"))) + (set_attr "mode" "<sseinsnmode>")]) + +(define_insn "<mask_codefor>ashrv2di3<mask_name>" + [(set (match_operand:V2DI 0 "register_operand" "=v,v") + (ashiftrt:V2DI + (match_operand:V2DI 1 "nonimmediate_operand" "v,vm") + (match_operand:DI 2 "nonmemory_operand" "v,N")))] + "TARGET_AVX512VL" + "vpsraq\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}" + [(set_attr "type" "sseishft") + (set (attr "length_immediate") + (if_then_else (match_operand 2 "const_int_operand") + (const_string "1") + (const_string "0"))) + (set_attr "mode" "TI")]) + (define_insn "ashr<mode>3<mask_name>" - [(set (match_operand:VI48_512 0 "register_operand" "=v,v") - (ashiftrt:VI48_512 - (match_operand:VI48_512 1 "nonimmediate_operand" "v,vm") + [(set (match_operand:VI248_AVX512BW_AVX512VL 0 "register_operand" "=v,v") + (ashiftrt:VI248_AVX512BW_AVX512VL + (match_operand:VI248_AVX512BW_AVX512VL 1 "nonimmediate_operand" "v,vm") (match_operand:SI 2 "nonmemory_operand" "v,N")))] - "TARGET_AVX512F && <mask_mode512bit_condition>" + "TARGET_AVX512F" "vpsra<ssemodesuffix>\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}" [(set_attr "type" "sseishft") (set (attr "length_immediate") @@ -14912,29 +14949,32 @@ (ashiftrt:V2DI (match_operand:V2DI 1 "register_operand") (match_operand:DI 2 "nonmemory_operand")))] - "TARGET_XOP" + "TARGET_XOP || TARGET_AVX512VL" { - rtx reg = gen_reg_rtx (V2DImode); - rtx par; - bool negate = false; - int i; + if (!TARGET_AVX512VL) + { + rtx reg = gen_reg_rtx (V2DImode); + rtx par; + bool negate = false; + int i; - if (CONST_INT_P (operands[2])) - operands[2] = GEN_INT (-INTVAL (operands[2])); - else - negate = true; + if (CONST_INT_P (operands[2])) + operands[2] = GEN_INT (-INTVAL (operands[2])); + else + negate = true; - par = gen_rtx_PARALLEL (V2DImode, rtvec_alloc (2)); - for (i = 0; i < 2; i++) - XVECEXP (par, 0, i) = operands[2]; + par = gen_rtx_PARALLEL (V2DImode, rtvec_alloc (2)); + for (i = 0; i < 2; i++) + XVECEXP (par, 0, i) = operands[2]; - emit_insn (gen_vec_initv2di (reg, par)); + emit_insn (gen_vec_initv2di (reg, par)); - if (negate) - emit_insn (gen_negv2di2 (reg, reg)); + if (negate) + emit_insn (gen_negv2di2 (reg, reg)); - emit_insn (gen_xop_shav2di3 (operands[0], operands[1], reg)); - DONE; + emit_insn (gen_xop_shav2di3 (operands[0], operands[1], reg)); + DONE; + } }) ;; XOP FRCZ support |