aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorGCC Administrator <gccadmin@gcc.gnu.org>2022-10-11 00:17:00 +0000
committerGCC Administrator <gccadmin@gcc.gnu.org>2022-10-11 00:17:00 +0000
commit27bfe54e975d12aac750f0702f716a4c1c0a81fe (patch)
tree524ed9dd989ad27a38dcfd2bf128ff11b5144205 /gcc
parent7af6a8043eacab245366aa0ed18cee1ff0a4be74 (diff)
downloadgcc-27bfe54e975d12aac750f0702f716a4c1c0a81fe.zip
gcc-27bfe54e975d12aac750f0702f716a4c1c0a81fe.tar.gz
gcc-27bfe54e975d12aac750f0702f716a4c1c0a81fe.tar.bz2
Daily bump.
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog146
-rw-r--r--gcc/DATESTAMP2
-rw-r--r--gcc/c-family/ChangeLog17
-rw-r--r--gcc/cp/ChangeLog12
-rw-r--r--gcc/fortran/ChangeLog6
-rw-r--r--gcc/testsuite/ChangeLog58
6 files changed, 240 insertions, 1 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 8f729dc..bc10014 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,149 @@
+2022-10-10 Nathan Sidwell <nathan@acm.org>
+
+ * common.opt (-fabi-version=): Document 18.
+ * doc/invoke.texi (-fabi-version): Document 18.
+
+2022-10-10 Andrea Corallo <andrea.corallo@arm.com>
+
+ PR other/99723
+ * toplev.cc (toplev::main): Don't run self tests in case of
+ previous error.
+
+2022-10-10 Kito Cheng <kito.cheng@sifive.com>
+
+ * config/riscv/riscv-c.cc: Add newline to the end of file.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * range-op-float.cc (class foperator_identity): Make members public.
+ (class foperator_equal): Same.
+ (class foperator_not_equal): Same.
+ (class foperator_lt): Same.
+ (class foperator_le): Same.
+ (class foperator_gt): Same.
+ (class foperator_ge): Same.
+ (class foperator_unordered): Same.
+ (class foperator_ordered): Same.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * value-range.h (frange::maybe_isnan): New.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * range-op-float.cc (foperator_not_equal::op1_range): Set NAN on
+ TRUE side for x != x.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * range-op-float.cc (foperator_unordered::op1_range): Set NAN when
+ operands are equal and result is TRUE.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * range.h (range_true): Return int_range<2>.
+ (range_false): Same.
+ (range_true_and_false): Same.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * gimple-range-op.cc: Add op1_range entry for __builtin_signbit.
+
+2022-10-10 liuhongt <hongtao.liu@intel.com>
+
+ PR target/107185
+ * config/i386/i386.md (lrint<MODEF:mode><SWI48:mode>2): Swap
+ predicate of operands[0] and operands[1].
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * common/config/arc/arc-common.cc (arc_option_optimization_table):
+ Remove Rcq and Rcw options.
+ * config/arc/arc.opt (mRcq): Ignore option, preserve it for
+ backwards compatibility.
+ (mRcw): Likewise.
+ * doc/invoke.texi (mRcw, mRcq): Update document.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * config/arc/arc.cc (arc_check_short_reg_p): New function.
+ (arc_address_cost): Replace satisfies_constraint_Rcq with the
+ above new function.
+ (arc_output_addsi): Likewise.
+ (split_addsi): Likewise.
+ (split_subsi): Likewise.
+ * config/arc/arc.md (movqi_insn): Remove Rcq constraint.
+ (movhi_insn): Likewise.
+ (movsi_insn): Likewise.
+ (tst_movb): Likewise.
+ (tst): Likewise.
+ (tst_bitfield): Likewise.
+ (abssi2): Likewise.
+ (addsi3_mixed): Likewise.
+ (mulhisi3_reg): Likewise.
+ (umulhisi3_reg): Likewise.
+ (mulsi_600): Likewise.
+ (mul64): Likewise.
+ (subsi3_insn): Likewise.
+ (bicsi3_insn): Likewise.
+ (xorsi3): Likewise.
+ (negsi2): Likewise.
+ (one_cmplsi2): Likewise.
+ (lshrsi3_insn): Likewise.
+ (cmpsi_cc_insn_mixed): Likewise.
+ (cmpsi_cc_zn_insn): Likewise.
+ (btst): Likewise.
+ (cmpsi_cc_z_insn): Likewise.
+ (cmpsi_cc_c_insn): Likewise.
+ (indirect_jump): Likewise.
+ (casesi_jump): Likewise.
+ (call_i): Likewise.
+ (call_value_i): Likewise.
+ (bbit): Likewise.
+ (abssf2): Likewise.
+ (ashlsi2_cnt1): Likewise.
+ (lshrsi3_cnt1): Likewise.
+ (ashrsi3_cnt1): Likewise.
+ * config/arc/constraints.md (Rcq): Remove.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * config/arc/arc.md (smaxsi3): Remove Rcw.
+ (sminsi3): Likewise.
+ (addsi3_mixed): Likewise.
+ (add_f_2): Likewise.
+ (subsi3_insn): Likewise.
+ (sub_f): Likewise.
+ (sub_n): Likewise.
+ (bset): Likewise.
+ (bxor): Likewise.
+ (bclr): Likewise.
+ (bset_insn): Likewise.
+ (bxor_insn): Likewise.
+ (bclr_insn): Likewise.
+ (bmsk_insn): Likewise.
+ (bicsi3_insn): Likewise.
+ (xorsi3): Likewise.
+ (negsi2): Likewise.
+ (lshrsi3_insn): Likewise.
+ (abssf2): Likewise.
+ (negsf2): Likewise.
+ * config/arc/constraints.md(Rcw): Remove it.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * config/arc/arc.md(mulsi3_700): Remove Rcr.
+ (mulsi3_highpart): Likewise.
+ (umulsi3_highpart_i): Likewise.
+ (umulsi3_highpart_int): Likewise.
+ (macd): Likewise.
+ (macdu): Likewise.
+ * config/arc/constraints.md (Rcr): Remove it.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * config/arc/arc.cc (arc_save_callee_enter): Use negative offsets.
+
2022-10-09 Dimitar Dimitrov <dimitar@dinux.eu>
PR target/106562
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index 836fdac..ee52440 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20221010
+20221011
diff --git a/gcc/c-family/ChangeLog b/gcc/c-family/ChangeLog
index 7bae1d5..f6176a7 100644
--- a/gcc/c-family/ChangeLog
+++ b/gcc/c-family/ChangeLog
@@ -1,3 +1,20 @@
+2022-10-10 Nathan Sidwell <nathan@acm.org>
+
+ * c-opts.cc (c_common_post_options): Bump abi to 18.
+
+2022-10-10 Marek Polacek <polacek@redhat.com>
+
+ PR c++/106937
+ * c-pretty-print.cc (pp_c_specifier_qualifier_list): Print only GNU
+ attributes here.
+ (c_pretty_printer::direct_abstract_declarator): Print the standard [[]]
+ attributes here.
+ (pp_c_attributes): Remove.
+ (pp_c_attributes_display): Print the [[]] form if appropriate. Use
+ get_attribute_name. Don't print a trailing space when printing the
+ [[]] form.
+ * c-pretty-print.h (pp_c_attributes): Remove.
+
2022-10-07 Qing Zhao <qing.zhao@oracle.com>
* c-attribs.cc (handle_strict_flex_array_attribute): New function.
diff --git a/gcc/cp/ChangeLog b/gcc/cp/ChangeLog
index e892628..50e5f3e 100644
--- a/gcc/cp/ChangeLog
+++ b/gcc/cp/ChangeLog
@@ -1,3 +1,15 @@
+2022-10-10 Nathan Sidwell <nathan@acm.org>
+
+ * mangle.cc (write_prefix): Add VAR_DECL & FIELD_DECL to
+ substitution table under abi=18. Note possible mismatch.
+
+2022-10-10 Marek Polacek <polacek@redhat.com>
+
+ PR c++/106937
+ * error.cc: Include "attribs.h".
+ (dump_type_prefix): Print only GNU attributes here.
+ (dump_type_suffix): Print standard attributes here.
+
2022-10-08 Jason Merrill <jason@redhat.com>
* cp-tree.h (TARGET_EXPR_ELIDING_P): New.
diff --git a/gcc/fortran/ChangeLog b/gcc/fortran/ChangeLog
index 573cbaf..094a11d 100644
--- a/gcc/fortran/ChangeLog
+++ b/gcc/fortran/ChangeLog
@@ -1,3 +1,9 @@
+2022-10-10 Jakub Jelinek <jakub@redhat.com>
+
+ * trans-openmp.cc (gfc_trans_omp_assume): Use create_tmp_var_raw
+ instead of gfc_create_var for TARGET_EXPR slot creation. Create it
+ with boolean_type_node and convert.
+
2022-10-08 Harald Anlauf <anlauf@gmx.de>
Mikael Morin <mikael@gcc.gnu.org>
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 1b40443..7230773 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,61 @@
+2022-10-10 Nathan Sidwell <nathan@acm.org>
+
+ * g++.dg/abi/lambda-ctx1-17.C: New.
+ * g++.dg/abi/lambda-ctx1-18.C: New.
+ * g++.dg/abi/lambda-ctx1-18vs17.C: New.
+ * g++.dg/abi/lambda-ctx1.h: New.
+ * g++.dg/abi/lambda-vis.C: Adjust expected mangles.
+ * g++.dg/abi/macro0.C: Adjust.
+
+2022-10-10 Marek Polacek <polacek@redhat.com>
+
+ PR c++/106937
+ * c-c++-common/pointer-to-fn1.c: New test.
+
+2022-10-10 Kito Cheng <kito.cheng@sifive.com>
+
+ * gcc.target/riscv/rvv/base/riscv_vector.h: New.
+
+2022-10-10 Kito Cheng <kito.cheng@sifive.com>
+
+ * gcc.target/riscv/rvv/base/user-1.c: Add dg-options and drop
+ dg-skip-if.
+
+2022-10-10 Kito Cheng <kito.cheng@sifive.com>
+
+ * gcc.target/riscv/rvv/base/pragma-1.c: Add newline to the end of file.
+ * gcc.target/riscv/rvv/base/pragma-2.c: Ditto.
+ * gcc.target/riscv/rvv/base/pragma-3.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-1.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-2.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-3.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-4.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-5.c: Ditto.
+ * gcc.target/riscv/rvv/base/user-6.c: Ditto.
+ * gcc.target/riscv/rvv/base/vread_csr.c: Ditto.
+ * gcc.target/riscv/rvv/base/vwrite_csr.c: Ditto.
+
+2022-10-10 Jakub Jelinek <jakub@redhat.com>
+
+ PR tree-optimization/107153
+ * gcc.dg/autopar/pr107153.c: Require fgraphite effective target.
+
+2022-10-10 Aldy Hernandez <aldyh@redhat.com>
+
+ * gcc.dg/tree-ssa/vrp-float-signbit-3.c: New test.
+
+2022-10-10 liuhongt <hongtao.liu@intel.com>
+
+ * gcc.target/i386/pr107185.c: New test.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * gcc.target/arc/tmac-2.c: Update test.
+
+2022-10-10 Claudiu Zissulescu <claziss@gmail.com>
+
+ * gcc.target/arc/enter-dw2-1.c: New file.
+
2022-10-09 Dimitar Dimitrov <dimitar@dinux.eu>
PR target/106562