aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorArvin Zhong <Arvin.Zhong@armchina.com>2024-12-05 13:43:14 +0000
committerRichard Earnshaw <rearnsha@arm.com>2024-12-05 13:43:14 +0000
commit237fdf51fbfcfa4829471c18fe67535ae9c3efdb (patch)
treeee82b77a0380bfe76ccc9f5ec84f965130c828fb /gcc
parent0eed81612ad6eac2bec60286348a103d4dc02a5a (diff)
downloadgcc-237fdf51fbfcfa4829471c18fe67535ae9c3efdb.zip
gcc-237fdf51fbfcfa4829471c18fe67535ae9c3efdb.tar.gz
gcc-237fdf51fbfcfa4829471c18fe67535ae9c3efdb.tar.bz2
arm: Add CDE options for star-mc1 cpu
This patch adds the CDE options support for the -mcpu=star-mc1. The star-mc1 is an Armv8-m Mainline CPU supporting CDE feature. gcc/ChangeLog: * config/arm/arm-cpus.in (star-mc1): Add CDE options. * doc/invoke.texi (cdecp options): Document for star-mc1. Signed-off-by: Qingxin Zhong <arvin.zhong@armchina.com>
Diffstat (limited to 'gcc')
-rw-r--r--gcc/config/arm/arm-cpus.in8
-rw-r--r--gcc/doc/invoke.texi6
2 files changed, 12 insertions, 2 deletions
diff --git a/gcc/config/arm/arm-cpus.in b/gcc/config/arm/arm-cpus.in
index 451b15f..5c12ffb 100644
--- a/gcc/config/arm/arm-cpus.in
+++ b/gcc/config/arm/arm-cpus.in
@@ -1689,6 +1689,14 @@ begin cpu star-mc1
architecture armv8-m.main+dsp+fp
option nofp remove ALL_FP
option nodsp remove armv7em
+ option cdecp0 add cdecp0
+ option cdecp1 add cdecp1
+ option cdecp2 add cdecp2
+ option cdecp3 add cdecp3
+ option cdecp4 add cdecp4
+ option cdecp5 add cdecp5
+ option cdecp6 add cdecp6
+ option cdecp7 add cdecp7
isa quirk_no_asmcpu quirk_vlldm
costs v7m
end cpu star-mc1
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index 78ead0e..e85a149 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -23760,7 +23760,8 @@ on @samp{cortex-m52} and @samp{cortex-m85}.
@item +nomve
Disable the M-Profile Vector Extension (MVE) integer and single precision
-floating-point instructions on @samp{cortex-m52}, @samp{cortex-m55} and @samp{cortex-m85}.
+floating-point instructions on @samp{cortex-m52}, @samp{cortex-m55} and
+@samp{cortex-m85}.
@item +nomve.fp
Disable the M-Profile Vector Extension (MVE) single precision floating-point
@@ -23768,7 +23769,8 @@ instructions on @samp{cortex-m52}, @samp{cortex-m55} and @samp{cortex-m85}.
@item +cdecp0, +cdecp1, ... , +cdecp7
Enable the Custom Datapath Extension (CDE) on selected coprocessors according
-to the numbers given in the options in the range 0 to 7 on @samp{cortex-m52} and @samp{cortex-m55}.
+to the numbers given in the options in the range 0 to 7 on @samp{cortex-m52},
+@samp{cortex-m55} and @samp{star-mc1}.
@item +nofp
Disables the floating-point instructions on @samp{arm9e},