diff options
author | Pan Li <pan2.li@intel.com> | 2025-03-06 09:24:18 +0800 |
---|---|---|
committer | Pan Li <pan2.li@intel.com> | 2025-03-06 14:22:32 +0800 |
commit | 0aa9b079aec260b120b7c9fdba8c21066425c73d (patch) | |
tree | c1011139d9d051f5abd094a03800f19d82bd7e57 /gcc | |
parent | 316eaca17ee11f575fc72e139e8cc3f9f5ccb067 (diff) | |
download | gcc-0aa9b079aec260b120b7c9fdba8c21066425c73d.zip gcc-0aa9b079aec260b120b7c9fdba8c21066425c73d.tar.gz gcc-0aa9b079aec260b120b7c9fdba8c21066425c73d.tar.bz2 |
RISC-V: Tweak asm check for test case multiple_rgroup_zbb.c
The changes to vsetvl pass since 14 result in the asm check failure,
update the asm check to meet the newest behavior.
The below test suites are passed for this patch.
* The rv64gcv fully regression test.
gcc/testsuite/ChangeLog:
* gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c: Tweak
the asm check for vsetvl.
Signed-off-by: Pan Li <pan2.li@intel.com>
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c index a851229..a6d4b77 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c @@ -20,4 +20,7 @@ test (uint16_t *__restrict f, uint32_t *__restrict d, uint64_t *__restrict e, } } -/* { dg-final { scan-assembler-times "vsetvli\tzero,\s*\[a-z0-9\]+,\s*e16,\s*m1,\s*ta,\s*ma" 4 } } */ +/* { dg-final { scan-assembler-times "vsetvli\tzero,\s*\[a-z0-9\]+,\s*e16,\s*m\[1248\],\s*ta,\s*ma" 1 } } */ +/* { dg-final { scan-assembler-times "vsetvli\tzero,\s*\[a-z0-9\]+,\s*e32,\s*m\[1248\],\s*ta,\s*ma" 1 } } */ +/* { dg-final { scan-assembler-times "vsetvli\tzero,\s*\[a-z0-9\]+,\s*e64,\s*m\[1248\],\s*ta,\s*ma" 1 } } */ +/* { dg-final { scan-assembler-times "vsetivli\tzero,\s*\[0-9\]+,\s*e64,\s*m\[1248\],\s*ta,\s*ma" 1 } } */ |