aboutsummaryrefslogtreecommitdiff
path: root/gcc
diff options
context:
space:
mode:
authorTorbjörn SVENSSON <torbjorn.svensson@foss.st.com>2024-10-13 13:40:26 +0200
committerTorbjörn SVENSSON <torbjorn.svensson@foss.st.com>2024-11-21 07:49:11 +0100
commit0380051bba3f33c69d3114d6c4561ef48b633310 (patch)
tree273f495290664664c4060dd3838f14506b69e133 /gcc
parentdc044641a0cb9a6a1a731c142b61c2dba25039ff (diff)
downloadgcc-0380051bba3f33c69d3114d6c4561ef48b633310.zip
gcc-0380051bba3f33c69d3114d6c4561ef48b633310.tar.gz
gcc-0380051bba3f33c69d3114d6c4561ef48b633310.tar.bz2
testsuite: arm: Use effective-target for crc_hf_1.c test
Update test cases to use -mcpu=unset/-march=unset feature introduced in r15-3606-g7d6c6a0d15c. gcc/testsuite/ChangeLog: * gcc.target/arm/acle/crc_hf_1.c: Use effective-target arm_arch_v8a_crc_hard. * lib/target-supports.exp: Define effective-target arm_arch_v8a_crc_hard. Signed-off-by: Torbjörn SVENSSON <torbjorn.svensson@foss.st.com>
Diffstat (limited to 'gcc')
-rw-r--r--gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c4
-rw-r--r--gcc/testsuite/lib/target-supports.exp1
2 files changed, 3 insertions, 2 deletions
diff --git a/gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c b/gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c
index f1de2bd..b9c036a 100644
--- a/gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c
+++ b/gcc/testsuite/gcc.target/arm/acle/crc_hf_1.c
@@ -2,8 +2,8 @@
break CRC intrinsics. */
/* { dg-do compile } */
-/* { dg-require-effective-target arm_hard_vfp_ok } */
-/* { dg-additional-options "-mfloat-abi=hard -march=armv8-a+simd+crc" } */
+/* { dg-require-effective-target arm_arch_v8a_crc_hard_ok } */
+/* { dg-add-options arm_arch_v8a_crc_hard }*/
#include <arm_acle.h>
diff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp
index d5ed280..144d1a2 100644
--- a/gcc/testsuite/lib/target-supports.exp
+++ b/gcc/testsuite/lib/target-supports.exp
@@ -5787,6 +5787,7 @@ foreach { armfunc armflag armdefs } {
"__ARM_ARCH_7A__ && __ARM_FEATURE_IDIV && __ARM_NEON__"
v8a "-march=armv8-a+simd" __ARM_ARCH_8A__
v8a_hard "-march=armv8-a+simd -mfpu=auto -mfloat-abi=hard" __ARM_ARCH_8A__
+ v8a_crc_hard "-march=armv8-a+crc+simd -mfpu=auto -mfloat-abi=hard" "__ARM_ARCH_8A__ && __ARM_FEATURE_CRC32"
v8_1a "-march=armv8.1-a+simd" __ARM_ARCH_8A__
v8_2a "-march=armv8.2-a+simd" __ARM_ARCH_8A__
v8r "-march=armv8-r+fp.sp" __ARM_ARCH_8R__