diff options
author | Kenneth Zadeck <zadeck@naturalbridge.com> | 2009-01-29 14:34:55 +0000 |
---|---|---|
committer | Kenneth Zadeck <zadeck@gcc.gnu.org> | 2009-01-29 14:34:55 +0000 |
commit | 00b251a0371e71bce271656eb7d069851cbd7fcf (patch) | |
tree | 11213a44bd284e9933e0ac58ddcd3b85b3a774f3 /gcc | |
parent | 72a54528dbba23fab21e2997bb6a3d80bf6f1a13 (diff) | |
download | gcc-00b251a0371e71bce271656eb7d069851cbd7fcf.zip gcc-00b251a0371e71bce271656eb7d069851cbd7fcf.tar.gz gcc-00b251a0371e71bce271656eb7d069851cbd7fcf.tar.bz2 |
re PR middle-end/35854 (life passes dump option still documented)
2009-01-29 Kenneth Zadeck <zadeck@naturalbridge.com>
PR middle-end/35854
* doc/invoke.texi (rtl debug options): Complete rewrite.
* auto-inc-dec.c (pass_inc_dec): Rename pass from "auto-inc-dec"
to auto_inc_dec".
* mode-switching.c (pass_mode_switching): Rename pass from
"mode-sw" to "mode_sw".
* except.c (pass_convert_to_eh_ranges): Rename pass from
"eh-ranges" to "eh_ranges".
* lower-subreg.c (pass_lower_subreg): Renamed pass from "subreg"
to "subreg1".
2009-01-29 Kenneth Zadeck <zadeck@naturalbridge.com>
PR middle-end/35854
* gcc.dg/lower-subreg-1.c: Renamed dump pass from "subreg" to "subreg1"
From-SVN: r143756
Diffstat (limited to 'gcc')
-rw-r--r-- | gcc/ChangeLog | 14 | ||||
-rw-r--r-- | gcc/auto-inc-dec.c | 2 | ||||
-rw-r--r-- | gcc/doc/invoke.texi | 325 | ||||
-rw-r--r-- | gcc/except.c | 2 | ||||
-rw-r--r-- | gcc/lower-subreg.c | 2 | ||||
-rw-r--r-- | gcc/mode-switching.c | 2 | ||||
-rw-r--r-- | gcc/testsuite/ChangeLog | 5 | ||||
-rw-r--r-- | gcc/testsuite/gcc.dg/lower-subreg-1.c | 6 |
8 files changed, 240 insertions, 118 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 9de4aa5..1726456 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,17 @@ +2009-01-29 Kenneth Zadeck <zadeck@naturalbridge.com> + + PR middle-end/35854 + * doc/invoke.texi (rtl debug options): Complete rewrite. + * auto-inc-dec.c (pass_inc_dec): Rename pass from "auto-inc-dec" + to auto_inc_dec". + * mode-switching.c (pass_mode_switching): Rename pass from + "mode-sw" to "mode_sw". + * except.c (pass_convert_to_eh_ranges): Rename pass from + "eh-ranges" to "eh_ranges". + * lower-subreg.c (pass_lower_subreg): Renamed pass from "subreg" + to "subreg1". + + 2009-01-29 Andrey Belevantsev <abel@ispras.ru> Alexander Monakov <amonakov@ispras.ru> diff --git a/gcc/auto-inc-dec.c b/gcc/auto-inc-dec.c index 16b708c..0fda67a 100644 --- a/gcc/auto-inc-dec.c +++ b/gcc/auto-inc-dec.c @@ -1544,7 +1544,7 @@ struct rtl_opt_pass pass_inc_dec = { { RTL_PASS, - "auto-inc-dec", /* name */ + "auto_inc_dec", /* name */ gate_auto_inc_dec, /* gate */ rest_of_handle_auto_inc_dec, /* execute */ NULL, /* sub */ diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index 7e991c8..fb67390 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -4545,172 +4545,275 @@ preprocessing. Debug dumps can be enabled with a @option{-fdump-rtl} switch or some @option{-d} option @var{letters}. Here are the possible -letters for use in @var{letters} and @var{pass}, and their meanings: +letters for use in @var{pass} and @var{letters}, and their meanings: @table @gcctabopt -@item -dA -@opindex dA -Annotate the assembler output with miscellaneous debugging information. + +@item -fdump-rtl-alignments +@opindex fdump-rtl-alignments +Dump after branch alignments have been computed. + +@item -fdump-rtl-asmcons +@opindex fdump-rtl-asmcons +Dump after fixing rtl statements that have unsatisfied in/out constraints. + +@item -fdump-rtl-auto_inc_dec +@opindex fdump-rtl-auto_inc_dec +Dump after auto-inc-dec discovery. This pass is only run on +architectures that have auto inc or auto dec instructions. + +@item -fdump-rtl-barriers +@opindex fdump-rtl-barriers +Dump after cleaning up the barrier instructions. + +@item -fdump-rtl-bbpart +@opindex fdump-rtl-bbpart +Dump after partitioning hot and cold basic blocks. @item -fdump-rtl-bbro @opindex fdump-rtl-bbro -Dump after block reordering, to @file{@var{file}.148r.bbro}. +Dump after block reordering. + +@item -fdump-rtl-btl1 +@itemx -fdump-rtl-btl2 +@opindex fdump-rtl-btl2 +@opindex fdump-rtl-btl2 +@option{-fdump-rtl-btl1} and @option{-fdump-rtl-btl2} enable dumping +after the two branch +target load optimization passes. + +@item -fdump-rtl-bypass +@opindex fdump-rtl-bypass +Dump after jump bypassing and control flow optimizations. @item -fdump-rtl-combine @opindex fdump-rtl-combine -Dump after the RTL instruction combination pass, to the file -@file{@var{file}.129r.combine}. +Dump after the RTL instruction combination pass. + +@item -fdump-rtl-compgotos +@opindex fdump-rtl-compgotos +Dump after dumplicating the computed gotos. @item -fdump-rtl-ce1 @itemx -fdump-rtl-ce2 +@itemx -fdump-rtl-ce3 @opindex fdump-rtl-ce1 @opindex fdump-rtl-ce2 -@option{-fdump-rtl-ce1} enable dumping after the -first if conversion, to the file @file{@var{file}.117r.ce1}. -@option{-fdump-rtl-ce2} enable dumping after the second if -conversion, to the file @file{@var{file}.130r.ce2}. +@opindex fdump-rtl-ce3 +@option{-fdump-rtl-ce1}, @option{-fdump-rtl-ce2}, and +@option{-fdump-rtl-ce3} enable dumping after the three +if conversion passes. + +@itemx -fdump-rtl-cprop_hardreg +@opindex fdump-rtl-cprop_hardreg +Dump after hard register copy propagation. + +@itemx -fdump-rtl-csa +@opindex fdump-rtl-csa +Dump after combining stack adjustments. + +@item -fdump-rtl-cse1 +@itemx -fdump-rtl-cse2 +@opindex fdump-rtl-cse1 +@opindex fdump-rtl-cse2 +@option{-fdump-rtl-cse1} and @option{-fdump-rtl-cse2} enable dumping after +the two common sub-expression elimination passes. + +@itemx -fdump-rtl-dce +@opindex fdump-rtl-dce +Dump after the standalone dead code elimination passes. -@item -fdump-rtl-btl @itemx -fdump-rtl-dbr -@opindex fdump-rtl-btl @opindex fdump-rtl-dbr -@option{-fdump-rtl-btl} enable dumping after branch -target load optimization, to @file{@var{file}.31.btl}. -@option{-fdump-rtl-dbr} enable dumping after delayed branch -scheduling, to @file{@var{file}.36.dbr}. +Dump after delayed branch scheduling. -@item -dD -@opindex dD -Dump all macro definitions, at the end of preprocessing, in addition to -normal output. - -@item -fdump-rtl-ce3 -@opindex fdump-rtl-ce3 -Dump after the third if conversion, to @file{@var{file}.146r.ce3}. - -@item -fdump-rtl-cfg -@itemx -fdump-rtl-life -@opindex fdump-rtl-cfg -@opindex fdump-rtl-life -@option{-fdump-rtl-cfg} enable dumping after control -and data flow analysis, to @file{@var{file}.116r.cfg}. -@option{-fdump-rtl-cfg} enable dumping dump after life analysis, -to @file{@var{file}.128r.life1} and @file{@var{file}.135r.life2}. - -@item -fdump-rtl-greg -@opindex fdump-rtl-greg -Dump after global register allocation, to @file{@var{file}.139r.greg}. - -@item -fdump-rtl-gcse -@itemx -fdump-rtl-bypass -@opindex fdump-rtl-gcse -@opindex fdump-rtl-bypass -@option{-fdump-rtl-gcse} enable dumping after GCSE, to -@file{@var{file}.114r.gcse}. @option{-fdump-rtl-bypass} -enable dumping after jump bypassing and control flow optimizations, to -@file{@var{file}.115r.bypass}. +@item -fdump-rtl-dce1 +@itemx -fdump-rtl-dce2 +@opindex fdump-rtl-dce1 +@opindex fdump-rtl-dce2 +@option{-fdump-rtl-dce1} and @option{-fdump-rtl-dce2} enable dumping after +the two dead store elimination passes. @item -fdump-rtl-eh @opindex fdump-rtl-eh -Dump after finalization of EH handling code, to @file{@var{file}.02.eh}. +Dump after finalization of EH handling code. -@item -fdump-rtl-sibling -@opindex fdump-rtl-sibling -Dump after sibling call optimizations, to @file{@var{file}.106r.sibling}. +@item -fdump-rtl-eh_ranges +@opindex fdump-rtl-eh_ranges +Dump after conversion of EH handling range regions. + +@item -fdump-rtl-expand +@opindex fdump-rtl-expand +Dump after RTL generation. + +@item -fdump-rtl-fwprop1 +@itemx -fdump-rtl-fwprop2 +@opindex fdump-rtl-fwprop1 +@opindex fdump-rtl-fwprop2 +@option{-fdump-rtl-fwprop1} and @option{-fdump-rtl-fwprop2} enable +dumping after the two forward propagation passes. + +@item -fdump-rtl-gcse1 +@itemx -fdump-rtl-gcse2 +@opindex fdump-rtl-gcse1 +@opindex fdump-rtl-gcse2 +@option{-fdump-rtl-gcse1} and @option{-fdump-rtl-gcse2} enable dumping +after global common subexpression elimination. + +@item -fdump-rtl-init-regs +@opindex fdump-rtl-init-regs +Dump after the initialization of the registers. + +@item -fdump-rtl-initvals +@opindex fdump-rtl-initvals +Dump after the computation of the initial value sets. + +@itemx -fdump-rtl-into_cfglayout +@opindex fdump-rtl-into_cfglayout +Dump after converting to cfglayout mode. + +@item -fdump-rtl-ira +@opindex fdump-rtl-ira +Dump after iterated register allocation. @item -fdump-rtl-jump @opindex fdump-rtl-jump -Dump after the first jump optimization, to @file{@var{file}.112r.jump}. - -@item -fdump-rtl-stack -@opindex fdump-rtl-stack -Dump after conversion from GCC's "flat register file" registers to the -x87's stack-like registers, to @file{@var{file}.152r.stack}. - -@item -fdump-rtl-lreg -@opindex fdump-rtl-lreg -Dump after local register allocation, to @file{@var{file}.138r.lreg}. +Dump after the second jump optimization. @item -fdump-rtl-loop2 @opindex fdump-rtl-loop2 -@option{-fdump-rtl-loop2} enables dumping after the -loop optimization pass, to @file{@var{file}.119r.loop2}, -@file{@var{file}.120r.loop2_init}, -@file{@var{file}.121r.loop2_invariant}, and -@file{@var{file}.125r.loop2_done}. - -@item -fdump-rtl-sms -@opindex fdump-rtl-sms -Dump after modulo scheduling, to @file{@var{file}.136r.sms}. +@option{-fdump-rtl-loop2} enables dumping after the rtl +loop optimization passes. @item -fdump-rtl-mach @opindex fdump-rtl-mach -Dump after performing the machine dependent reorganization pass, to -@file{@var{file}.155r.mach} if that pass exists. +Dump after performing the machine dependent reorganization pass, if that +pass exists. + +@item -fdump-rtl-mode_sw +@opindex fdump-rtl-mode_sw +Dump after removing redundant mode switches. @item -fdump-rtl-rnreg @opindex fdump-rtl-rnreg -Dump after register renumbering, to @file{@var{file}.147r.rnreg}. +Dump after register renumbering. -@item -fdump-rtl-regmove -@opindex fdump-rtl-regmove -Dump after the register move pass, to @file{@var{file}.132r.regmove}. +@itemx -fdump-rtl-outof_cfglayout +@opindex fdump-rtl-outof_cfglayout +Dump after converting from cfglayout mode. + +@item -fdump-rtl-peephole2 +@opindex fdump-rtl-peephole2 +Dump after the peephole pass. @item -fdump-rtl-postreload @opindex fdump-rtl-postreload -Dump after post-reload optimizations, to @file{@var{file}.24.postreload}. +Dump after post-reload optimizations. -@item -fdump-rtl-expand -@opindex fdump-rtl-expand -Dump after RTL generation, to @file{@var{file}.104r.expand}. +@itemx -fdump-rtl-pro_and_epilogue +@opindex fdump-rtl-pro_and_epilogue +Dump after generating the function pro and epilogues. -@item -fdump-rtl-sched2 -@opindex fdump-rtl-sched2 -Dump after the second scheduling pass, to @file{@var{file}.149r.sched2}. - -@item -fdump-rtl-cse -@opindex fdump-rtl-cse -Dump after CSE (including the jump optimization that sometimes follows -CSE), to @file{@var{file}.113r.cse}. +@item -fdump-rtl-regmove +@opindex fdump-rtl-regmove +Dump after the register move pass. @item -fdump-rtl-sched1 +@itemx -fdump-rtl-sched2 @opindex fdump-rtl-sched1 -Dump after the first scheduling pass, to @file{@var{file}.136r.sched1}. +@opindex fdump-rtl-sched2 +@option{-fdump-rtl-sched1} and @option{-fdump-rtl-sched2} enable dumping +after the basic block scheduling passes. -@item -fdump-rtl-cse2 -@opindex fdump-rtl-cse2 -Dump after the second CSE pass (including the jump optimization that -sometimes follows CSE), to @file{@var{file}.127r.cse2}. +@item -fdump-rtl-see +@opindex fdump-rtl-see +Dump after sign extension elimination. -@item -fdump-rtl-tracer -@opindex fdump-rtl-tracer -Dump after running tracer, to @file{@var{file}.118r.tracer}. +@item -fdump-rtl-seqabstr +@opindex fdump-rtl-seqabstr +Dump after common sequence discovery. -@item -fdump-rtl-vpt -@itemx -fdump-rtl-vartrack -@opindex fdump-rtl-vpt -@opindex fdump-rtl-vartrack -@option{-fdump-rtl-vpt} enable dumping after the value -profile transformations, to @file{@var{file}.10.vpt}. -@option{-fdump-rtl-vartrack} enable dumping after variable tracking, -to @file{@var{file}.154r.vartrack}. +@item -fdump-rtl-shorten +@opindex fdump-rtl-shorten +Dump after shortening branches. -@item -fdump-rtl-flow2 -@opindex fdump-rtl-flow2 -Dump after the second flow pass, to @file{@var{file}.142r.flow2}. +@item -fdump-rtl-sibling +@opindex fdump-rtl-sibling +Dump after sibling call optimizations. + +@item -fdump-rtl-split1 +@itemx -fdump-rtl-split2 +@itemx -fdump-rtl-split3 +@itemx -fdump-rtl-split4 +@itemx -fdump-rtl-split5 +@opindex fdump-rtl-split1 +@opindex fdump-rtl-split2 +@opindex fdump-rtl-split3 +@opindex fdump-rtl-split4 +@opindex fdump-rtl-split5 +@option{-fdump-rtl-split1}, @option{-fdump-rtl-split2}, +@option{-fdump-rtl-split3}, @option{-fdump-rtl-split4} and +@option{-fdump-rtl-split5} enable dumping after five rounds of +instruction splitting. -@item -fdump-rtl-peephole2 -@opindex fdump-rtl-peephole2 -Dump after the peephole pass, to @file{@var{file}.145r.peephole2}. +@item -fdump-rtl-sms +@opindex fdump-rtl-sms +Dump after modulo scheduling. This pass is only run on some +architectures. + +@item -fdump-rtl-stack +@opindex fdump-rtl-stack +Dump after conversion from GCC's "flat register file" registers to the +x87's stack-like registers. This pass is only run on x86 variants. + +@item -fdump-rtl-subreg1 +@itemx -fdump-rtl-subreg2 +@opindex fdump-rtl-subreg1 +@opindex fdump-rtl-subreg2 +@option{-fdump-rtl-subreg1} and @option{-fdump-rtl-subreg2} enable dumping after +the two subreg expansion passes. + +@item -fdump-rtl-unshare +@opindex fdump-rtl-unshare +Dump after all rtl has been unshared. + +@item -fdump-rtl-vartrack +@opindex fdump-rtl-vartrack +Dump after variable tracking. + +@item -fdump-rtl-vregs +@opindex fdump-rtl-vregs +Dump after converting virtual registers to hard registers. @item -fdump-rtl-web @opindex fdump-rtl-web -Dump after live range splitting, to @file{@var{file}.126r.web}. +Dump after live range splitting. + +@item -fdump-rtl-regclass +@itemx -fdump-rtl-subregs_of_mode_init +@itemx -fdump-rtl-subregs_of_mode_finish +@itemx -fdump-rtl-dfinit +@itemx -fdump-rtl-dfinish +@opindex fdump-rtl-regclass +@opindex fdump-rtl-subregs_of_mode_init +@opindex fdump-rtl-subregs_of_mode_finish +@opindex fdump-rtl-dfinit +@opindex fdump-rtl-dfinish +These dumps are defined but always produce empty files. @item -fdump-rtl-all @opindex fdump-rtl-all Produce all the dumps listed above. +@item -dA +@opindex dA +Annotate the assembler output with miscellaneous debugging information. + +@item -dD +@opindex dD +Dump all macro definitions, at the end of preprocessing, in addition to +normal output. + @item -dH @opindex dH Produce a core dump whenever an error occurs. diff --git a/gcc/except.c b/gcc/except.c index 77a3049..8a44f25 100644 --- a/gcc/except.c +++ b/gcc/except.c @@ -3332,7 +3332,7 @@ struct rtl_opt_pass pass_convert_to_eh_region_ranges = { { RTL_PASS, - "eh-ranges", /* name */ + "eh_ranges", /* name */ NULL, /* gate */ convert_to_eh_region_ranges, /* execute */ NULL, /* sub */ diff --git a/gcc/lower-subreg.c b/gcc/lower-subreg.c index fd3b7fe..69b038b 100644 --- a/gcc/lower-subreg.c +++ b/gcc/lower-subreg.c @@ -1325,7 +1325,7 @@ struct rtl_opt_pass pass_lower_subreg = { { RTL_PASS, - "subreg", /* name */ + "subreg1", /* name */ gate_handle_lower_subreg, /* gate */ rest_of_handle_lower_subreg, /* execute */ NULL, /* sub */ diff --git a/gcc/mode-switching.c b/gcc/mode-switching.c index e6fd61d..87a2d16 100644 --- a/gcc/mode-switching.c +++ b/gcc/mode-switching.c @@ -760,7 +760,7 @@ struct rtl_opt_pass pass_mode_switching = { { RTL_PASS, - "mode-sw", /* name */ + "mode_sw", /* name */ gate_mode_switching, /* gate */ rest_of_handle_mode_switching, /* execute */ NULL, /* sub */ diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index b609538..942a033 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,8 @@ +2009-01-29 Kenneth Zadeck <zadeck@naturalbridge.com> + + PR middle-end/35854 + * gcc.dg/lower-subreg-1.c: Renamed dump pass from "subreg" to "subreg1" + 2009-01-29 Steve Ellcey <sje@cup.hp.com> PR middle-end/38857 diff --git a/gcc/testsuite/gcc.dg/lower-subreg-1.c b/gcc/testsuite/gcc.dg/lower-subreg-1.c index bb35d21..4de90bd 100644 --- a/gcc/testsuite/gcc.dg/lower-subreg-1.c +++ b/gcc/testsuite/gcc.dg/lower-subreg-1.c @@ -1,8 +1,8 @@ /* { dg-do compile { target { { { ! mips64 } && { ! ia64-*-* } } && { ! spu-*-* } } } } */ -/* { dg-options "-O -fdump-rtl-subreg" } */ +/* { dg-options "-O -fdump-rtl-subreg1" } */ /* { dg-require-effective-target ilp32 } */ long long test (long long a, long long b) { return a | b; } -/* { dg-final { scan-rtl-dump "Splitting reg" "subreg" } } */ -/* { dg-final { cleanup-rtl-dump "subreg" } } */ +/* { dg-final { scan-rtl-dump "Splitting reg" "subreg1" } } */ +/* { dg-final { cleanup-rtl-dump "subreg1" } } */ |