diff options
| author | David Edelsohn <dje.gcc@gmail.com> | 2020-07-14 15:31:23 -0400 |
|---|---|---|
| committer | David Edelsohn <dje.gcc@gmail.com> | 2020-07-14 15:32:44 -0400 |
| commit | 0c78f438fafdc2f4b2fc3a4d385f814378e3d3f5 (patch) | |
| tree | 5dd194f0ed38cd464fbfe896260941231bc2a081 /gcc/tree-ssa-loop-split.c | |
| parent | 0257997968fc4b62547cdc2a5cf5e01777bd7ed7 (diff) | |
| download | gcc-0c78f438fafdc2f4b2fc3a4d385f814378e3d3f5.zip gcc-0c78f438fafdc2f4b2fc3a4d385f814378e3d3f5.tar.gz gcc-0c78f438fafdc2f4b2fc3a4d385f814378e3d3f5.tar.bz2 | |
rs6000: Don't call movsi_from_sf in 32 bit mode.
movsi_from_sf uses rldimi instruction, which will cause the compiler to ICE
in 32 bit mode. This patch limits the recently added pattern and call to
TARGET_POWERPC64.
2020-07-14 David Edelsohn <dje.gcc@gmail.com>
gcc/ChangeLog
* config/rs6000/rs6000.md (rotldi3_insert_sf): Add TARGET_POWERPC64
condition.
* config/rs6000/rs6000.c (rs6000_expand_vector_init): Add
TARGET_POWERPC64 requirement to TARGET_P8_VECTOR case.
Diffstat (limited to 'gcc/tree-ssa-loop-split.c')
0 files changed, 0 insertions, 0 deletions