diff options
author | Dorit Nuzman <dorit@il.ibm.com> | 2007-05-01 07:01:12 +0000 |
---|---|---|
committer | Dorit Nuzman <dorit@gcc.gnu.org> | 2007-05-01 07:01:12 +0000 |
commit | 5a61d4fe512f9f162cfba17dc898cb71e50f44b7 (patch) | |
tree | 36dee5c2df687a60df0938d130a1f5dd833c4fdf /gcc/testsuite | |
parent | 01c104ef055e0b566abbd93946fc17fe00034eb4 (diff) | |
download | gcc-5a61d4fe512f9f162cfba17dc898cb71e50f44b7.zip gcc-5a61d4fe512f9f162cfba17dc898cb71e50f44b7.tar.gz gcc-5a61d4fe512f9f162cfba17dc898cb71e50f44b7.tar.bz2 |
vect-5.f90: Fix dg-final test.
2007-05-01 Dorit Nuzman <dorit@il.ibm.com>
* gfortran.dg/vect/vect-5.f90: Fix dg-final test.
From-SVN: r124316
Diffstat (limited to 'gcc/testsuite')
-rw-r--r-- | gcc/testsuite/ChangeLog | 5 | ||||
-rw-r--r-- | gcc/testsuite/gfortran.dg/vect/vect-5.f90 | 2 |
2 files changed, 6 insertions, 1 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 4d72cb5..617de90 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,5 +1,10 @@ 2007-05-01 Dorit Nuzman <dorit@il.ibm.com> + PR testsuite/31615 + * gfortran.dg/vect/vect-5.f90: Fix dg-final test. + +2007-05-01 Dorit Nuzman <dorit@il.ibm.com> + PR testsuite/31589 * gcc.dg/vect/vect-iv-9.c: Added vect_int_mult target keyword to dg-final test. diff --git a/gcc/testsuite/gfortran.dg/vect/vect-5.f90 b/gcc/testsuite/gfortran.dg/vect/vect-5.f90 index d657656..551172a 100644 --- a/gcc/testsuite/gfortran.dg/vect/vect-5.f90 +++ b/gcc/testsuite/gfortran.dg/vect/vect-5.f90 @@ -38,7 +38,7 @@ ! { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" } } ! { dg-final { scan-tree-dump-times "Alignment of access forced using peeling" 1 "vect" { xfail { vect_no_align } } } } ! { dg-final { scan-tree-dump-times "Vectorizing an unaligned access" 1 "vect" { xfail { vect_no_align } } } } -! { dg-final { scan-tree-dump-times "Alignment of access forced using versioning." 3 "vect" { target { ilp32 && vect_no_align } } } } +! { dg-final { scan-tree-dump-times "Alignment of access forced using versioning." 2 "vect" { target { ilp32 && vect_no_align } } } } ! We also expect to vectorize one loop for lp64 targets that support ! misaligned access: |