aboutsummaryrefslogtreecommitdiff
path: root/gcc/testsuite/ChangeLog
diff options
context:
space:
mode:
authorJakub Jelinek <jakub@redhat.com>2023-11-14 21:41:45 +0100
committerJakub Jelinek <jakub@redhat.com>2023-11-14 21:41:45 +0100
commitc6560525ca4e59598625c7586290c0f829cd6598 (patch)
tree3b784bd2af4d02f1d7af2155922ca831c2ddcbbd /gcc/testsuite/ChangeLog
parent3d8d443c4ebb4de7e141d385d3b5fb6605c4da16 (diff)
downloadgcc-c6560525ca4e59598625c7586290c0f829cd6598.zip
gcc-c6560525ca4e59598625c7586290c0f829cd6598.tar.gz
gcc-c6560525ca4e59598625c7586290c0f829cd6598.tar.bz2
Manually add ChangeLog entry for r14-5312-g040e5b0edbca861196d9e2ea2af5e805769c8d5d commit.
This commit got ignored because ChangeLog update can't parse its log message.
Diffstat (limited to 'gcc/testsuite/ChangeLog')
-rw-r--r--gcc/testsuite/ChangeLog23
1 files changed, 23 insertions, 0 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index 1cc65b0..5e42221 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -2209,6 +2209,29 @@
2023-11-10 Pan Li <pan2.li@intel.com>
+ Revert:
+ 2023-11-10 Pan Li <pan2.li@intel.com>
+
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-1.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-2.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-3.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-4.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-5.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-run-1.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-run-2.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-run-3.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-1.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-2.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-3.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-4.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-5.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-6.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-7.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-8.c: New test.
+ * gcc.target/riscv/rvv/autovec/vls/init-same-tail-9.c: New test.
+
+2023-11-10 Pan Li <pan2.li@intel.com>
+
* gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-1.c: New test.
* gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-2.c: New test.
* gcc.target/riscv/rvv/autovec/vls-vlmax/init-same-tail-3.c: New test.