aboutsummaryrefslogtreecommitdiff
path: root/gcc/genattrtab.cc
diff options
context:
space:
mode:
authorJakub Jelinek <jakub@redhat.com>2022-03-07 11:14:04 +0100
committerJakub Jelinek <jakub@redhat.com>2022-03-07 11:14:04 +0100
commit2472dcaa8cb9e02e902f83d419c3ee7e0f3d9041 (patch)
tree6700866dd34edacc67d6cc613b8fb98f943eca59 /gcc/genattrtab.cc
parent93ecb25cc63f92d12821f8e5186bf165a4f54ab3 (diff)
downloadgcc-2472dcaa8cb9e02e902f83d419c3ee7e0f3d9041.zip
gcc-2472dcaa8cb9e02e902f83d419c3ee7e0f3d9041.tar.gz
gcc-2472dcaa8cb9e02e902f83d419c3ee7e0f3d9041.tar.bz2
s390: Fix up *cmp_and_trap_unsigned_int<mode> constraints [PR104775]
The following testcase fails to assemble due to clgte %r6,0(%r1,%r10) insn not being accepted by assembler. My rough understanding is that in the RSY-b insn format the spot in other formats used for index registers is used instead for M3 what kind of comparison it is, so this patch follows what other similar instructions use for constraint (i.e. one without index register). 2022-03-07 Jakub Jelinek <jakub@redhat.com> PR target/104775 * config/s390/s390.md (*cmp_and_trap_unsigned_int<mode>): Use S constraint instead of T in the last alternative. * gcc.target/s390/pr104775.c: New test.
Diffstat (limited to 'gcc/genattrtab.cc')
0 files changed, 0 insertions, 0 deletions